<span id="page-0-0"></span>

# 6 GHz Ultrahigh Dynamic Range Differential Amplifier

# [ADL5565](http://www.analog.com/ADL5565)

#### **FEATURES**

**3 dB bandwidth of 6 GHz (A<sub>V</sub> = 6 dB) Pin strappable gain adjust: 6 dB, 12 dB, and 15.5 dB Gain range from 0 dB to 15.5 dB using two external resistors Differential or single-ended input to differential output Low noise input stage: NF = 8.7 dB at 15.5 dB gain**  Low broadband distortion (A<sub>V</sub> = 6 dB) **10 MHz: −107 dBc (HD2), −110 dBc (HD3) 100 MHz: −108 dBc (HD2), −103 dBc (HD3) 200 MHz: −82 dBc (HD2), −87 dBc (HD3) 500 MHz: −68 dBc (HD2), −63 dBc (HD3) IMD3 of −113 dBc at 100 MHz center Slew rate: 11 V/ns Fast settling and overdrive recovery of 2 ns Single-supply operation: 2.8 V to 5.2 V Power down Fabricated using the high speed XFCB3 SiGe process** 

#### <span id="page-0-1"></span>**APPLICATIONS**

**Differential ADC drivers Single-ended-to-differential conversion RF/IF gain blocks SAW filter interfacing** 

#### **GENERAL DESCRIPTION**

The [ADL5565](http://www.analog.com/ADL5565) is a high performance differential amplifier optimized for RF and IF applications. The amplifier offers low noise of 1.5 nV/√Hz and excellent distortion performance over a wide frequency range making it an ideal driver for high speed 8-bit to 16-bit analog-to-digital converters (ADCs).

The [ADL5565](http://www.analog.com/ADL5565) provides three gain levels of 6 dB, 12 dB, and 15.5 dB through a pin strappable configuration. For the single-ended input configuration, the gains are reduced to 5.3 dB, 10.3 dB, and 13 dB. Using two external series resistors expands the gain flexibility of the amplifier and allows for any gain selection from 0 dB to 15.5 dB for a differential input and 0 dB to 13 dB for a single-ended input.

#### **FUNCTIONAL BLOCK DIAGRAM**



The quiescent current of the [ADL5565](http://www.analog.com/ADL5565) is typically 70 mA, and when disabled, consumes less than 5 mA with −25 dB of inputto-output isolation at 100 MHz.

The device is optimized for wideband, low distortion, and noise performance, giving it unprecedented performance for overall spurious-free dynamic range. These attributes, together with its adjustable gain capability, make this device the amplifier of choice for driving a wide variety of ADCs, mixers, pin diode attenuators, SAW filters, and multielement discrete devices.

Fabricated on an Analog Devices, Inc., high speed SiGe process, the [ADL5565](http://www.analog.com/ADL5565) is supplied in a compact 3 mm × 3 mm, 16-lead LFCSP package and operates over the −40°C to +85°C temperature range.

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

## <span id="page-1-0"></span>**TABLE OF CONTENTS**





### **REVISION HISTORY**

10/11-Revision 0: Initial Version

### <span id="page-2-1"></span><span id="page-2-0"></span>**SPECIFICATIONS**

### **3.3 V SPECIFICATIONS**

 $V_s$  = 3.3 V,  $V_{\rm CM}$  = 1.65 V, R<sub>L</sub> = 200 Ω differential, A<sub>V</sub> = 6 dB, C<sub>L</sub> = 1 pF differential, f = 100 MHz, T<sub>A</sub> = 25°C; parameters specified ac-coupled differential input and differential output, unless otherwise noted.







### <span id="page-5-0"></span>**5 V SPECIFICATIONS**

 $V_S = 5.0$  V,  $V_{CM} = 2.5$  V,  $R_L = 200 \Omega$  differential,  $A_V = 6$  dB,  $C_L = 1$  pF differential,  $f = 100$  MHz,  $T_A = 25$ °C; parameters specified ac-coupled differential input and differential output, unless otherwise noted.





 $\mathbb{R}$ 



### <span id="page-8-0"></span>ABSOLUTE MAXIMUM RATINGS

### **Table 3.**



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### <span id="page-9-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS





### <span id="page-10-1"></span><span id="page-10-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

 $V_S = 3.3$  V,  $V_{CM} = 1.65$  V,  $R_L = 200 \Omega$  differential,  $A_V = 6$  dB,  $C_L = 1$  pF differential,  $f = 100$  MHz,  $T_A = 25$ °C; parameters specified ac-coupled differential input and differential output, unless otherwise noted.







Figure 4. Gain vs. Frequency Response for 200 Ω Differential Load,  $A_V = 6$  dB, Four Temperatures, VPOS = 3.3 V, 25 $^{\circ}$ C



Figure 5. Gain vs. Frequency Response for 200 Ω Differential Load,  $A_V = 6$  dB, Four Temperatures, VPOS = 5 V, 25 °C





Figure 8. Noise Figure vs. Frequency at  $A_V = 6$  dB,  $A_V = 12$  dB, and  $A_V = 15.5$  dB,  $VPOS = 3.3 V$ 



 $A_V = 15.5$  dB, VPOS = 5 V



Figure 10. Noise Spectral Density vs. Frequency at  $A_V = 6$  dB,  $A_V = 12$  dB, and  $A_V = 15.5$  dB, VPOS = 3.3 V and VPOS = 5 V



Figure 11. Output Third-Order Intercept (OIP3) at Three Gains, Output Level at 2 V p-p Composite,  $R_L = 200 \Omega$ , VPOS = 3.3 V and VPOS = 5 V



Figure 12. Output Third-Order Intercept (OIP3) vs. Frequency, Over Temperature, Output Level at 2 V p-p Composite,  $R_L = 200 \Omega$ ,  $A_v = 6 dB$ , VPOS = 3.3 V and VPOS = 5 V, Four Temperatures



Figure 13. Output Third-Order Intercept (OIP3) vs. Power (Ρουτ), Frequency 100 MHz,  $Av = 15.5$  dB, VPOS = 3.3 V and VPOS = 5 V



Figure 14. Output IMD3 vs. Frequency, Output Level at 2 V p-p Composite,  $R_{\text{L}} = 200 \Omega$ , VPOS = 3.3 V and VPOS = 5 V

09959-009



Figure 15. IMD3 vs. Frequency, Over Temperature, Output Level at 2 V p-p Composite,  $R_l = 200 \Omega$ ,  $A_V = 6 dB$ , VPOS = 3.3 V and VPOS = 5 V, Four Temperatures



Figure 16. Single-Ended OIP3 vs. Frequency

<span id="page-12-0"></span>

Figure 17. Harmonic Distortion (HD2/HD3) vs. Frequency, Output Level at 2 V p-p Composite,  $R_L = 200 \Omega$ , VPOS = 3.3 V and VPOS = 5 V



Figure 18. Harmonic Distortion (HD2/HD3) vs. Frequency, Over Temperature, Output Level at 2 V p-p Composite,  $R_L = 200 \Omega$ ,  $A_V = 6 dB$ , VPOS = 3.3 V and VPOS = 5 V, Four Temperatures



Figure 19. Harmonic Distortion vs. Output Power per Tone, Frequency = 100 MHz,  $R_L$  = 200  $\Omega$ , VPOS = 3.3 V and VPOS = 5 V



 $A_V = 6$  dB, VPOS = 3.3 V and VPOS = 5 V



<span id="page-13-0"></span>Figure 21. Single-Ended Harmonic Distortion (HD2/HD3) vs. Frequency,



Figure 22. ENBL Time Domain Response



Figure 23. Large Signal Pulse Response,  $A_V = 15.5$  dB



Figure 24. Common-Mode Rejection Ratio (CMRR) vs. Frequency





Figure 26. Reverse Isolation (S12) vs. Frequency  $A_V = 6$  dB



Figure 27. S11 Equivalent RLC Parallel Network,  $A_V = 6$  dB



Figure 28. S22 Equivalent RLC Parallel Network,  $A_V = 6$  dB



Figure 29. Isupply vs. Temperature,  $R_{L} = 200 \Omega$ ,  $A_{V} = 6 dB$ ,  $VPOS = 3.3$  V and  $VPOS = 5$  V

### <span id="page-15-0"></span>CIRCUIT DESCRIPTION **BASIC STRUCTURE**

The [ADL5565](http://www.analog.com/ADL5565) is a low noise, fully differential amplifier/ADC driver that can operate from 2.8 V to 5.2 V. It provides three gain options, 6 dB, 12 dB, and 15.5 dB, without the need for external resistors and has wide bandwidths of greater than 6 GHz for all gains. Differential input impedance is 200  $\Omega$  for 6 dB, 100  $\Omega$  for 12 dB, and 67  $\Omega$  for 15.5 dB. It has a differential output impedance of 10 Ω.



The [ADL5565](http://www.analog.com/ADL5565) is composed of a fully differential amplifier with on-chip feedback and feed forward resistors. The two feedforward resistors on each input set this pin-strappable amplifier in three different gain configurations of 6 dB, 12 dB, and 15.5 dB, and by using two external resistors, any gain from 0 dB to 15.5 dB can be realized. The amplifier is designed to provide high differential open-loop gain and an output common-mode circuit that enables

the user to change the common-mode voltage from the VCOM pin. The amplifier is designed to provide superior low distortion at frequencies up to and beyond 300 MHz with low noise and low power consumption from a 3.3 V power supply at 70 mA.

The [ADL5565](http://www.analog.com/ADL5565) is very flexible in terms of I/O coupling. It can be ac-coupled or dc-coupled at the inputs and/or the outputs within the specified input and output common-mode levels. The input of the device can be configured as single-ended or differential with similar third-order distortion performance. Due to the internal connections between the inputs and outputs, an output common-mode voltage between 1.4 V and 1.8 V at 3.3 V and 1.4 V to 3 V at 5 V must be maintained for the best distortion. For a dc-coupled input, the input common mode should be between 1.2 V and 2 V at the 3.3 V supply, and 1.2 V to 3.8 V at the 5 V supply. The device has been characterized using 2 V p-p into a 200  $\Omega$  ac-coupled output. If the inputs are ac-coupled, the input and output common-mode voltages are set by VCC/2 when no external circuitry is used. The [ADL5565](http://www.analog.com/ADL5565) provides an output common-mode voltage set by VCOM, which allows driving an ADC directly without external components. Although distortion is similar over the specified frequency range at both 3.3 V and 5 V, lower distortion results on the 5 V supply for signal swings larger than 2 V p-p.

### <span id="page-16-0"></span>APPLICATIONS INFORMATION

### **BASIC CONNECTIONS**

[Figure 31](#page-16-1) shows the basic connections for operating the [ADL5565](http://www.analog.com/ADL5565). Apply a voltage between 3 V and 5 V to the VCC pins, and decouple each supply pin with at least one low inductance, 0.1 μF surface-mount ceramic capacitor, placed as close as possible to the device. Also, decouple the VCOM pin (Pin 9) using a 0.1 μF capacitor.

The gain of the part is determined by the pin-strappable input configuration. When Input A is applied to VIP1 and Input B is applied to VIN1, the gain is 6 dB (minimum gain, see Equation 1 and Equation 2). When Input A is applied to VIP2 and Input B is applied to VIN2, the gain is 12 dB (middle gain). When Input A is applied to both VIP1 and VIP2 and Input B is applied to both VIN1 and VIN2, the gain is 15.5 dB (maximum gain).

Pin 1 to Pin 4, Pin 10, and Pin 11 are biased at 1/2 VCC above ground and can be dc-coupled (if within the specified input or output common-mode voltage levels) or ac-coupled as shown in [Figure 31](#page-16-1).

To enable the [ADL5565,](http://www.analog.com/ADL5565) the ENBL pin must be pulled high. Pulling the ENBL pin low puts the [ADL5565](http://www.analog.com/ADL5565) in sleep mode, reducing the current consumption to 5 mA at ambient.

<span id="page-16-1"></span>

### <span id="page-17-0"></span>**INPUT AND OUTPUT INTERFACING**

The [ADL5565](http://www.analog.com/ADL5565) can be configured as a differential input to differential output driver, as shown in [Figure 32](#page-17-1). The resistors, R1 and R2, combined with the ETC1-1-13 balun transformer, provide a 50  $\Omega$  input match for the three input impedances that change with the variable gain strapping. The input and output 0.1 μF capacitors isolate the VCC/2 bias from the source and balanced load. The load should equal 200  $\Omega$  to provide the expected ac performance (see the [Specifications](#page-2-1) section and the [Typical Performance Characteristics](#page-10-1) section).



**NOTES**

**1. FOR 6dB GAIN (AV = 2), CONNECT INPUT A TO VIP1 AND INPUT B TO VIN1. 2. FOR 12dB GAIN (AV = 4), CONNECT INPUT A TO VIP2 AND INPUT B TO VIN2. 3. FOR 15.5dB GAIN (AV = 6), CONNECT INPUT A TO BOTH VIP1 AND VIP2 AND INPUT B TO BOTH VIN1 AND VIN2.** 09959-034

Figure 32. Differential Input to Differential Output Configuration

<span id="page-17-1"></span>

<span id="page-17-5"></span><span id="page-17-4"></span>

The differential gain of the [ADL5565](http://www.analog.com/ADL5565) is dependent on the source impedance and load, as shown in [Figure 33](#page-17-2).



<span id="page-17-6"></span><span id="page-17-2"></span>The differential gain can be determined using the following formula. The values of  $R<sub>G</sub>$  for each gain configuration are shown in [Table 6](#page-17-3).

$$
A_V = \frac{200}{R_G} \times \frac{R_L}{10 + R_L}
$$
 (1)

In Equation 1,  $R<sub>G</sub>$  is the gain setting resistor (see [Figure 1\)](#page-0-1).

**Table 6. Values of RG for Differential Gain** 

<span id="page-17-3"></span>

| Gain (dB) | $R_G(\Omega)$ |
|-----------|---------------|
| ь         | 100           |
| 12        | 50            |
| 15.5      | 33.5          |

#### **Single-Ended Input to Differential Output**

The [ADL5565](http://www.analog.com/ADL5565) can also be configured in a single-ended input to differential output driver, as shown in [Figure 34](#page-17-4). In this configuration, the gain of the part is reduced due to the application of the signal to only one side of the amplifier. The strappable gain values are listed in [Table 7](#page-17-5) with the required terminations to match to a 50  $\Omega$  source using R1 and R2. The input and output 0.1 μF capacitors isolate the VCC/2 bias from the source and the balanced load. The performance for this configuration is shown in [Figure 16](#page-12-0) and [Figure 21](#page-13-0).



**NOTES**

1. FOR 5.3dB GAIN ( $A_V$  = 1.84), CONNECT INPUT A TO VIP1  **AND INPUT B TO VIN1.**

2. FOR 10.3dB GAIN  $(A_V = 3.3)$ , CONNECT INPUT A TO VIP2

 **AND INPUT B TO VIN2. 3. FOR 13dB GAIN (AV = 4.5), CONNECT INPUT A TO BOTH VIP1 AND VIP2 AND INPUT B TO BOTH VIN1 AND VIN2.**

09959-036

Figure 34. Single-Ended Input to Differential Output Configuration

**Table 7. Single-Ended Termination Values for [Figure 34](#page-17-4)** 

| .<br>Gain (dB) | $R1(\Omega)$ | .<br>$R2(\Omega)$ |
|----------------|--------------|-------------------|
| 5.3            | 30           | 73                |
| 10.3           | 30           | 104               |
| 13             | 30           | 154               |

The single-ended gain configuration of the [ADL5565](http://www.analog.com/ADL5565) is dependent on the source impedance and load, as shown in [Figure 35](#page-17-6).



Figure 35. Single-Ended Input Loading Circuit

<span id="page-18-0"></span>The single-ended gain can be determined using the following formula. The values of  $R<sub>G</sub>$  and  $R<sub>X</sub>$  for each gain configuration are shown in [Table 8](#page-18-1).

$$
A_{V1} = \frac{200}{R_G + \left(\frac{R_S \times R2}{R_S + R2}\right)} \times \frac{R2}{R_S + R2} \times \frac{R_X + R_S}{R_X} \times \frac{R_L}{10 + R_L}
$$
 (2)

In Equation 2,  $R<sub>G</sub>$  is the gain setting resistor (see [Figure 1\)](#page-0-1).

Table 8. Values of R<sub>G</sub> and R<sub>x</sub> for Single-Ended Gain

<span id="page-18-1"></span>

| Gain (dB) | $R_G(\Omega)^1$ | $R_X(\Omega)$                               |  |
|-----------|-----------------|---|--|
| 5.3       | 100             |   |  |
| 10.3      | 50              | $R2 \parallel 158^2$<br>$R2 \parallel 96^2$ |  |
| 13        | 33.5            | R <sub>2</sub>    74 <sup>2</sup>           |  |

 $1 R<sub>G</sub>$  is the gain setting resistor (see Figure 1).

<span id="page-18-3"></span><sup>2</sup> These values are based on a 50 Ω input match.

#### **GAIN ADJUSTMENT AND INTERFACING**

The effective gain of the [ADL5565](http://www.analog.com/ADL5565) can be reduced using a number of techniques. A matched attenuator network can reduce the effective gain; however, this requires the addition of a separate component that can be prohibitive in size and cost. Instead, a simple voltage divider can be implemented using the combination of additional series resistors at the amplifier input and the input impedance of the [ADL5565,](http://www.analog.com/ADL5565) as shown in [Figure 36.](#page-18-2) A pair of resistors is used to match to the impedance of the previous stage.



Figure 36. Gain Adjustment Using a Series Resistor

<span id="page-18-2"></span>[Figure 36](#page-18-2) shows a typical implementation of the divider concept that effectively reduces the gain by adding attenuation at the input. For frequencies less than 100 MHz, the input impedance of the [ADL5565](http://www.analog.com/ADL5565) can be modeled as a real 66 Ω, 100 Ω, or 200 Ω resistance (differential) for maximum, middle, and minimum gains, respectively. Assuming that the frequency is low enough to ignore the shunt reactance of the input and high enough so that the reactance of moderately sized ac coupling capacitors can be considered negligible, the insertion loss, Il, due to the shunt divider can be expressed as

$$
II(dB) = 20 \log \left( \frac{R_G}{R_{SERIES} + R_G} \right)
$$
 (3)

In Equation 3,  $R<sub>G</sub>$  is the gain setting resistor (see [Figure 1\)](#page-0-1).

$$
Adjusted Gain (dB) =6 dB, 12 dB, or 15.5 dB Gain – Il (dB)
$$
 (4)

The necessary shunt component, RSHUNT, to match to the source impedance, Rs, can be expressed as

$$
R_{SHUNT} = \frac{1}{\frac{1}{R_s} - \frac{1}{R_{SERIES} + R_G}}
$$
\n<sup>(5)</sup>

In Equation 5,  $R<sub>G</sub>$  is the gain setting resistor (see [Figure 1\)](#page-0-1).

The insertion loss and the resultant power gain for multiple shunt resistor values are summarized in [Table 9](#page-18-3). The source resistance and input impedance need careful attention when using Equation 3, Equation 4, and Equation 5. The reactance of the input impedance of the [ADL5565](http://www.analog.com/ADL5565) and the ac coupling capacitors must be considered before assuming that they make a negligible contribution.





 $^1$  Amplifier is configured for 6 dB gain setting.<br><sup>2</sup> Amplifier is configured for 12 dB gain setting

<sup>2</sup> Amplifier is configured for 12 dB gain setting.

<sup>3</sup> Amplifier is configured for 15.5 dB gain setting.

 $^4$  R<sub>G</sub> is the gain setting resistor (see [Figure 1\)](#page-0-1).<br><sup>5</sup> The resistor values are rounded to the nearc

<sup>5</sup> The resistor values are rounded to the nearest real resistor value.

### <span id="page-19-0"></span>**ADC INTERFACING**

The [ADL5565](http://www.analog.com/ADL5565) is a high output linearity amplifier that is optimized for ADC interfacing. There are several options available to the designer when using the [ADL5565.](http://www.analog.com/ADL5565) [Figure 40](#page-19-1) uses a wideband 1:1 transmission line balun followed by two 40  $\Omega$  resistors in parallel with the three input impedances (which change with the gain selection of the [ADL5565\)](http://www.analog.com/ADL5565) to provide a 50  $\Omega$  differential impedance and provides a wideband match to a 50  $\Omega$  source. The [ADL5565](http://www.analog.com/ADL5565) is ac-coupled from the [AD9467](http://www.analog.com/AD9467) to avoid commonmode dc loading. The 33  $\Omega$  resistors improve the isolation between the [ADL5565](http://www.analog.com/ADL5565) and any switching currents present at the analogto-digital, sample-and-hold circuitry. The [AD9467](http://www.analog.com/AD9467) input presents a 530 Ω differential load impedance and requires a 2 V to 2.5 V differential input swing to reach full scale (VREF =  $1$  V to 1.25 V). This circuit provides variable gain, isolation, and source matching for the [AD9467.](http://www.analog.com/AD9467)

<span id="page-19-3"></span>Applying a full-scale, single-tone signal from the [ADL5565,](http://www.analog.com/ADL5565) an SFDR of 89.2 dBc is realized (see [Figure 37\)](#page-19-2). Applying two halfscale signals from the [ADL5565](http://www.analog.com/ADL5565) in a gain of 6 dB, an SFDR of 87.5 dBc is achieved at 100 MHz (see [Figure 38](#page-19-3)). The bandwidth of the circuit in [Figure 40](#page-19-1) is shown in [Figure 39.](#page-19-4)



<span id="page-19-4"></span><span id="page-19-2"></span><span id="page-19-1"></span>Circuit in [Figure 40](#page-19-1) for a 100 MHz Input Signal



Figure 38. Measured Two-Tone Performance of the Circuit in [Figure 40](#page-19-1) for a 100 MHz Input Signal



The wideband frequency response is an advantage in broadband applications, such as predistortion receiver designs and instrumentation applications. However, by designing for a wide analog input frequency range, the cascaded SNR performance is somewhat degraded due to high frequency noise aliasing into the wanted Nyquist zone.



By designing a narrow band-pass antialiasing filter between the [ADL5565](http://www.analog.com/ADL5565) and the target ADC, the output noise of the [ADL5565](http://www.analog.com/ADL5565) outside of the intended Nyquist zone can be attenuated, helping to preserve the available SNR of the ADC. In general, the SNR improves several decibels when including a reasonable order antialiasing filter. In this example, a low loss 1:1 input transformer is used to match the [ADL5565](http://www.analog.com/ADL5565) balanced input to a 50  $\Omega$  unbalanced source, resulting in minimum insertion loss at the input.

[Figure 41](#page-20-0) is optimized for driving some of Analog Devices popular ADCs, such as the [AD9467.](http://www.analog.com/AD9467) [Table 10](#page-20-1) includes antialiasing filter component recommendations for popular IF sampling frequencies. Inductor L5 works in parallel with the on-chip ADC input

capacitance and a portion of the capacitance presented by C4 to form a resonant tank circuit. The resonant tank helps to ensure that the ADC input looks like a real resistance at the target center frequency. The inductor, L5, shorts the ADC inputs at dc, which introduces a zero into the transfer function. In addition, the ac coupling capacitors introduce additional zeros into the transfer function. The final overall frequency response takes on a bandpass characteristic, helping to reject noise outside of the intended Nyquist zone. [Table 10](#page-20-1) provides initial suggestions for prototyping purposes. Some empirical optimization may be needed to help compensate for actual PCB parasitics.



Figure 41. Narrow-Band IF Sampling Solution for an ADC Application

<span id="page-20-0"></span>

<span id="page-20-1"></span>

### <span id="page-21-0"></span>**LAYOUT CONSIDERATIONS**

High-Q inductive drives and loads, as well as stray transmission line capacitance in combination with package parasitics, can potentially form a resonant circuit at high frequencies, resulting in excessive gain peaking or possible oscillation. If RF transmission lines connecting the input or output are used, design them such that stray capacitance at the input/output pins is minimized. In

many board designs, the signal trace widths should be minimal where the driver/receiver is no more than one-eighth of the wave-length from the amplifier. This nontransmission line configuration requires that underlying and adjacent ground and low impedance planes be dropped from the signal lines.

09959-044

0959-044



Figure 42. General-Purpose Characterization Circuit

#### <span id="page-21-1"></span>**Table 11. Gain Setting and Input Termination Components for [Figure 42](#page-21-1)**



#### **Table 12. Output Matching Network for [Figure 42](#page-21-1)**





Figure 43. Differential Characterization Circuit Using Agilent E8357A Four-Port PNA

#### <span id="page-21-2"></span>**Table 13. Gain Setting and Input Termination Components for [Figure 43](#page-21-2)**



### **Table 14. Output Matching Network for [Figure 43](#page-21-2)**



### <span id="page-22-0"></span>**SOLDERING INFORMATION**

On the underside of the chip-scale package, there is an exposed compressed paddle. This paddle is internally connected to the ground of the chip. Solder the paddle to the low impedance ground plane on the PCB to ensure the specified electrical performance and to provide thermal relief. To further reduce thermal impedance, it is recommended that the ground planes on all layers under the paddle be stitched together with vias.

### **EVALUATION BOARD**

[Figure 44](#page-22-1) shows the schematic of the [ADL5565](http://www.analog.com/ADL5565) evaluation board. The board is powered by a single supply in the 3 V to 5 V range. The power supply is decoupled by 10 μF and 0.1 μF capacitors.

[Table 15](#page-23-0) details the various configuration options of the evaluation board. [Figure 45](#page-24-0) and [Figure 46](#page-24-1) show the component and circuit side layouts of the evaluation board.

To realize the minimum gain (6 dB into a 200  $\Omega$  load), Input 1 (VIN1 and VIP1) must be used by installing 0  $\Omega$  resistors at R3 and R4, leaving R5 and R6 open. R1 and R2 must be 33.2  $\Omega$  for a 50  $\Omega$  input impedance.

Likewise, driving Input 2 (VIN2 and VIP2) realizes the middle gain (12 dB into a 200  $\Omega$  load) by installing 0  $\Omega$  at R5 and R6 and leaving R3 and R4 open. R1 and R2 must be 50  $\Omega$  for a 50 Ω input impedance.

For the maximum gain (15.5 dB into a 200  $\Omega$  load), both inputs are driven by installing 0  $\Omega$  resistors at R3, R4, R5, and R6. R1 and R2 are open for a 50  $\Omega$  input impedance.

The balanced input and output interfaces are converted to single ended with a pair of baluns (M/A-COM ETC1-1-13). The balun at the input, T1, provides a 50  $\Omega$  single-ended-todifferential transformation. The output balun, T2, and the matching components are configured to provide a 200  $\Omega$  to 50  $\Omega$ impedance transformation with an insertion loss of about 11 dB.

As an alternative, the input transformer, T1, can be replaced with one of the following transformers to provide a low loss balanced input to the [ADL5565](http://www.analog.com/ADL5565).

- 6 dB gain configuration, Mini-Circuits TC4-1W+
- 12 dB gain configuration, Mini-Circuits, TC2-1T+
- 15.5 dB gain configuration, Mini-Circuits TC1.5-52T

When using these alternative transformers, R1 and R2 are left open. Replace C1 and C2 with 0 Ω jumpers and add a 0.1  $\mu$ F capacitor to C12.

<span id="page-22-1"></span>

### **Table 15. Evaluation Board Configuration Options**

<span id="page-23-0"></span>

### **Table 16. Differential Values for [Figure 44](#page-22-1)**



### **Table 17. Alternative Differential Input Configuration for [Figure 44](#page-22-1)**





<span id="page-24-1"></span><span id="page-24-0"></span>



Figure 46. Layout of Evaluation Board, Circuit Side

### <span id="page-25-0"></span>OUTLINE DIMENSIONS



Dimensions shown in millimeters

#### **ORDERING GUIDE**



1 Z = RoHS Compliant Part

## **NOTES**

## **NOTES**

**©2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09959-0-10/11(0)** 



www.analog.com

[Rev. 0 | Page 28 of 28](http://www.analog.com)