# <span id="page-0-0"></span>| ANALOG<br>| DEVICES

# Serially Controlled, ±15 V/+12 V/±5 V, 8-Channel/ 4-Channel, *i*CMOS Multiplexers/Matrix Switches

# ADG1438/ADG1439

### **FEATURES**

**Serial interface up to 50 MHz SDO daisy-chaining option 9.5 Ω on resistance @ 25°C 1.6 Ω on-resistance flatness Fully specified at ±15 V/+12 V/±5 V 3 V logic-compatible inputs Rail-to-rail operation 20-lead TSSOP and 20-lead ,4 mm × 4 mm LFCSP packages** 

### **APPLICATIONS**

**Relay replacement Audio and video routing Automatic test equipment Data acquisition systems Temperature measurement systems Avionics Battery-powered systems Communication systems Medical equipment** 

### **GENERAL DESCRIPTION**

**Rev. 0** 

The ADG1438 and ADG1439 are CMOS analog matrix switches with a serially controlled 3-wire interface. The ADG1438 is an 8-channel matrix switch, and the ADG1439 is a dual 4-channel matrix switch.

The ADG1438/ADG1439 use a versatile 3-wire serial interface that operates at clock rates of up to 50 MHz and is compatible with standard SPI, QSPI™, MICROWIRE™, and DSP interface standards. The output of the shift register, SDO, enables a number of the ADG1438/ADG1439 parts to be daisy-chained. On power-up, the internal shift register contains all zeros, and all switches are in the off state.

Each switch conducts equally well in both directions when on, making these parts suitable for both multiplexing and demultiplexing applications. Because each switch is turned on or off by a separate bit, these parts can also be configured as a type of switch array, where any, all, or none of the eight switches can be closed at any time. The input signal range extends to the supply rails. All channels exhibit break-before-make switching action, preventing momentary shorting when switching channels.

### **FUNCTIONAL BLOCK DIAGRAM**



The ultralow on resistance and on-resistance flatness of these switches make them ideal solutions for data acquisition and gain switching applications where low distortion is critical. *i*CMOS® construction ensures ultralow power dissipation, making the parts ideally suited for portable and batterypowered instruments.

### **PRODUCT HIGHLIGHTS**

- 1. 50 MHz serial interface.
- 2. 9.5  $\Omega$  on resistance.
- 3. 1.6  $\Omega$  on-resistance flatness.
- 4. 3 V logic-compatible digital input,  $V_{INH} = 2.0$  V,  $V_{INL} = 0.8$  V.

#### **Table 1. Related Devices**



# <span id="page-1-0"></span>**TABLE OF CONTENTS**





### **REVISION HISTORY**

10/09-Revision 0: Initial Version

# <span id="page-2-0"></span>**SPECIFICATIONS**

### **±15 V DUAL SUPPLY**

 $\rm V_{\rm DD}$  = +15 V  $\pm$  10%, Vss = –15 V  $\pm$  10%, V $\rm _L$  = 2.7 V to 5.5 V, GND = 0 V, unless otherwise noted.

#### **Table 2.**



<span id="page-3-1"></span>

<span id="page-3-0"></span><sup>1</sup> Guaranteed by design, not subject to production test.

### <span id="page-4-0"></span>**12 V SINGLE SUPPLY**

 $V_{\text{DD}} = 12 \text{ V} \pm 10\%, V_{\text{SS}} = 0 \text{ V}, V_{\text{L}} = 2.7 \text{ V}$  to 5.5 V, GND = 0 V, unless otherwise noted.

### **Table 3.**



<span id="page-5-1"></span>

<span id="page-5-0"></span><sup>1</sup> Guaranteed by design, not subject to production test.

### <span id="page-6-0"></span>**±5 V DUAL SUPPLY**

 $V_{\text{DD}}$  = +5 V ± 10%,  $V_{\text{SS}}$  = -5 V ± 10%,  $V_{\text{L}}$  = 2.7 V to  $V_{\text{DD}}$ , GND = 0 V, unless otherwise noted.

#### **Table 4.**



<span id="page-7-2"></span><span id="page-7-0"></span>

<sup>1</sup> Guaranteed by design, not subject to production test.

### **CONTINUOUS CURRENT PER CHANNEL**

#### **Table 5. ADG1438, One Channel On**

<span id="page-7-3"></span>

<span id="page-7-1"></span><sup>1</sup> Guaranteed by design, not subject to production test.

#### **Table 6. ADG1439, One Channel On Per Multiplexer**

<span id="page-7-4"></span>

<sup>1</sup> Guaranteed by design, not subject to production test.

08496-004

### <span id="page-8-0"></span>**TIMING CHARACTERISTICS**

All input signals are specified with  $t_R = t_F = 1$  ns/V (10% to 90% of V<sub>DD</sub>) and timed from a voltage level of (V<sub>IL</sub> + V<sub>IH</sub>)/2 (see [Figure 3\)](#page-8-1).  $V_{DD} = 4.5$  V to 16.5 V;  $V_{SS} = -16.5$  V to 0 V;  $V_L = 2.7$  V to 5.5 V or  $V_{DD}$  (whichever is less); GND = 0 V; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. $1$ 

**Table 7.** 

<b>Parameter</b>	Limit at T <sub>MIN</sub> , T <sub>MAX</sub>	<b>Unit</b>	<b>Conditions/Comments</b>	
t <sub>1</sub> <sup>2</sup>	20	ns min	SCLK cycle time	
t <sub>2</sub>	9	ns min	SCLK high time	
t3		ns min	<b>SCLK</b> low time	
t <sub>4</sub>		ns min	SYNC to SCLK active edge setup time	
t5		ns min	Data setup time	
t6		ns min	Data hold time	
t7		ns min	SCLK active edge to SYNC rising edge	
t.	15	ns min	Minimum SYNC high time	
t9		ns min	SYNC rising edge to next SCLK active edge ignored	
$t_{10}$		ns min	SCLK active edge to SYNC falling edge ignored	
$t_{11}$ <sup>3</sup>	40	ns max	SCLK rising edge to SDO valid	
$t_{12}$	15	ns min	Minimum RESET pulse width	

<sup>1</sup> Guaranteed by design and characterization, not production tested.

<sup>2</sup> Maximum SCLK frequency is 50 MHz at V<sub>DD</sub> = 4.5 V to 16.5 V; V<sub>SS</sub> = −16.5 V to 0 V; V<sub>L</sub> = 2.7 V to 5.5 V or V<sub>DD</sub> (whichever is less); GND = 0 V.<br><sup>3</sup> Measured with the 1 kO pull-up resistor to V, and 20 pE load, t.,

<sup>3</sup> Measured with the 1 kΩ pull-up resistor to V<sub>L</sub> and 20 pF load. t<sub>11</sub> determines the maximum SCLK frequency in daisy-chain mode.

#### <span id="page-8-1"></span>**TIMING DIAGRAM**



Figure 4. Daisy-Chain Timing Diagram

## <span id="page-9-0"></span>ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

#### **Table 8.**



<span id="page-9-1"></span><sup>1</sup> Overvoltages at the analog and digital inputs are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating can be applied at any one time.

#### **THERMAL RESISTANCE**

**Table 9. Thermal Resistance** 



#### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-10-0"></span>PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





### Figure 5. ADG1438 Pin Configuration (TSSOP)

#### **Table 10. ADG1438 Pin Function Descriptions**





Figure 7. ADG1439 Pin Configuration (TSSOP)



#### **Table 11. ADG1439 Pin Function Descriptions**

<span id="page-11-7"></span><span id="page-11-6"></span><span id="page-11-5"></span><span id="page-11-4"></span><span id="page-11-3"></span><span id="page-11-2"></span><span id="page-11-1"></span><span id="page-11-0"></span>

## <span id="page-12-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



Figure 9. On Resistance as a Function of  $V_D$  (Vs), Dual Supply



Figure 10. On Resistance as a Function of  $V_D$  (Vs), Dual Supply



<span id="page-12-1"></span>Figure 11. On Resistance as a Function of  $V_D$  (V<sub>s</sub>), Single Supply



Figure 12. On Resistance as a Function of  $V_D$  (V<sub>S</sub>) for Different Temperatures, 15 V Dual Supply



Figure 13. On Resistance as a Function of  $V_D$  (V<sub>S</sub>) for Different Temperatures, 5 V Dual Supply



Figure 14. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, 12 V Single Supply



Figure 15. Leakage Current as a Function of Temperature, 15 V Dual Supply







Figure 17. Leakage Current as a Function of Temperature, 12 V Single Supply











Figure 20. Transition Time vs. Temperature



Figure 23. ADG1439 Crosstalk vs. Frequency Figure 26. ACPSRR vs. Frequency



# <span id="page-15-0"></span>TEST CIRCUITS

<span id="page-15-3"></span><span id="page-15-2"></span><span id="page-15-1"></span>





<span id="page-16-0"></span>

Figure 33. Off Isolation





<span id="page-16-1"></span>

<span id="page-16-2"></span>

# <span id="page-17-0"></span>**TERMINOLOGY**

#### **RON**

Ohmic resistance between Terminal D and Terminal S.

**ΔRON** Difference between the R<sub>ON</sub> of any two channels.

#### $R_{\text{FI AT}(\text{ON})}$

Flatness that is defined as the difference between the maximum and minimum values of on resistance as measured over the specified analog signal range..

**IS (Off)**  Source leakage current when the switch is off.

 $I_D$  (Off) Drain leakage current when the switch is off.

 $I_D$ ,  $I_S$  (On) Channel leakage current when the switch is on.

 $V_D$   $(V_S)$ Analog voltage on Terminal D (drain terminal) and Terminal S (source terminals, S1 to S8).

**CS (Off)**  Channel input capacitance for off condition.

**CD (Off)**  Channel output capacitance for off condition.

 $C_D$ ,  $C_S$  (On) On switch capacitance.

 $C<sub>IN</sub>$ Digital input capacitance.

### $t_{ON}$  (EN)

Delay time between the 50% and 90% points of the digital input and the switch on condition.

#### **tOFF (EN)**

Delay time between the 50% and 90% points of the digital input and the switch off condition.

#### **t**TRANSITION

Delay time between the 50% and 90% points of the digital input and the switch on condition when switching from one address state to another.

#### $t<sub>BBM</sub>$

Off time measured between the 80% point of both switches when switching from one address state to another.

 $V<sub>INI</sub>$ Maximum input voltage for Logic 0.

**VINH** Minimum input voltage for Logic 1.

 $I<sub>INL</sub>$  ( $I<sub>INH</sub>$ ) Input current of the digital input.

**IDD** Positive supply current.

**ISS** Negative supply current.

**Off Isolation**  A measure of unwanted signal coupling through an off channel.

### **Charge Injection**

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

### **Bandwidth**

Frequency at which the output is attenuated by 3 dB.

**On Response**  Frequency response of the on switch.

#### **Total Harmonic Distortion (THD + N)**

Ratio of the harmonic amplitude plus noise of the signal to the fundamental.

#### **AC Power Supply Rejection Ratio (ACPSRR)**

A measure of the ability of a part to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. The ratio of the amplitude of signal on the output to the amplitude of the modulation is the ACPSRR

#### **Crosstalk**

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

#### **Insertion Loss**

The loss due to the on resistance of the switch.

### <span id="page-18-0"></span>THEORY OF OPERATION

<span id="page-18-2"></span><span id="page-18-1"></span>The ADG1438 and ADG1439 are serially controlled, 8-channel and dual 4-channel matrix switches, respectively. While providing the normal multiplexing and demultiplexing functions, these devices also provide the user with more flexibility as to where a signal can be routed. Each of the eight bits of the 8-bit write corresponds to one switch of the device. Logic 1 in a particular bit position turns the switch on, whereas Logic 0 turns the switch off. Because each switch is independently controlled by an individual bit, this provides the option of having any, all, or none of the switches on. This feature may be particularly useful in the demultiplexing application where the user may wish to direct one signal from the drain to a number of outputs (sources). Care must be taken, however, in the multiplexing situation where a number of inputs may be shorted together (separated only by the small on resistance of the switch).

### **SERIAL INTERFACE**

The ADG1438/ADG1439 has a 3-wire serial interface (SYNC, SCLK, and DIN pins) that is compatible with SPI, QSPI, and MICROWIRE interface standards, as well as most DSPs (see [Figure 3](#page-8-1) for a timing diagram of a typical write sequence).

The write sequence begins by bringing the  $\overline{\text{SYNC}}$  line low. This enables the input shift register. Data from the DIN line is clocked into the 8-bit input shift register on the falling edge of SCLK. The serial clock frequency can be as high as 50 MHz, making the ADG1438/ADG1439 compatible with high speed DSPs.

Data can be written to the shift register in more or fewer than eight bits. In each case, the shift register retains the last eight bits that are written. When all eight bits are written into the shift register, the SYNC line is brought high again. The switches are updated with the new configuration, and the input shift register is disabled. With SYNC held high, the input shift register is disabled so that further data or noise on the DIN line has no effect on the shift register.

Data appears on the SDO pin on the rising edge of SCLK, suitable for daisy-chaining or readback, delayed by eight bits.

### **INPUT SHIFT REGISTER**

The input shift register is eight bits wide, as shown in [Table 12](#page-18-1) and [Table 13](#page-18-2). Each bit controls one switch. These data bits are transferred to the switch register on the rising edge of SYNC.

**Table 12. ADG1438 Input Shift Register Bit Map1**

MSB								
DB <sub>7</sub>	DB <sub>6</sub>	DB <sub>5</sub>	DB4	DB <sub>3</sub>	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>	
S8		S6	ر ر	S4		ິ		

 $1$  Logic  $0 =$  switch off, and Logic  $1 =$  switch on.

#### **Table 13. ADG1439 Input Shift Register Bit Map1**



 $1$  Logic  $0 =$  switch off, and Logic  $1 =$  switch on.

#### **POWER-ON RESET**

The ADG1438/ADG1439 contain a power-on reset circuit. On power-up of the device, all switches are off, and the internal shift register is filled with zeros and remains so until a valid write takes place.

The part also has a RESET pin. When the RESET pin is low, all switches are off, and the appropriate registers are cleared to 0.

### **DAISY-CHAINING**

For systems that contain several switches, the SDO pin can be used to daisy-chain several devices together. The SDO pin can also be used for diagnostic purposes and to provide serial readback where the user wants to read back the switch contents.

The SDO pin is an open-drain output that should be pulled to the VL supply with an external resistor.

The SCLK is continuously applied to the input shift register when SYNC is low. If more than eight clock pulses are applied, the data ripples out of the shift register and appears on the SDO line. This data is clocked out on the rising edge of SCLK and is valid on the falling edge. By connecting this line to the DIN input on the next switch in the chain, a multiswitch interface is constructed. Each switch in the system requires eight clock pulses; therefore, the total number of clock cycles must equal 8N, where N is the total number of devices in the chain.

When the serial transfer to all devices is complete,  $\overline{\text{SYNC}}$  is taken high. This prevents any further data from being clocked into the input shift register.

The serial clock can be a continuous or a gated clock. A continuous SCLK source can be used only if SYNC can be held low for the correct number of clock cycles. In gated clock mode, a burst clock containing the exact number of clock cycles must be used, and SYNC must be taken high after the final clock to latch the data. Gated clock mode reduces power consumption by reducing the active clock time.

# <span id="page-19-0"></span>OUTLINE DIMENSIONS



#### **ORDERING GUIDE**

<span id="page-19-1"></span>

 $1 Z =$  RoHS Compliant Part.

**©2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08496-0-10/09(0)** 



www.analog.com

Rev. 0 | Page 20 of 20