

Wide Supply Range, Micropower, Rail-to-Rail Instrumentation Amplifier

FEATURES

Maximum supply current: 90 μA Minimum CMRR: 100 dB Drives heavy capacitive loads: ~700 pF Rail-to-rail output Input voltage range goes below ground Gain set with 2 external resistors Can achieve low gain drift at any gain Very wide power supply range Single supply: 2.7 V to 36 V Dual supply: ±2.7 V to ±18 V Bandwidth (G = 100): 2.5 kHz Input voltage noise: 55 nV/√Hz High dc precision Maximum offset voltage: 125 μV Maximum offset drift: 1 μV/°C Maximum differential input voltage: ±1 V 8-lead MSOP package

APPLICATIONS

Bridge amplifiers Pressure measurement Medical instrumentation Portable data acquisition Multichannel systems

GENERAL DESCRIPTION

The [AD8420 i](http://www.analog.com/AD8420?doc=AD8420.pdf)s a low cost, micropower, wide supply range, instrumentation amplifier with a rail-to-rail output and a novel architecture that allows for extremely flexible design. It is optimized to amplify small differential voltages in the presence of large common-mode signals.

Th[e AD8420 i](http://www.analog.com/AD8420?doc=AD8420.pdf)s based on an indirect current feedback architecture that gives it an excellent input common-mode range. Unlike conventional instrumentation amplifiers, th[e AD8420](http://www.analog.com/AD8420?doc=AD8420.pdf) can easily amplify signals at or even slightly below ground without requiring dual supplies. Th[e AD8420](http://www.analog.com/AD8420?doc=AD8420.pdf) has rail-to-rail output, and the output voltage swing is completely independent of the input commonmode voltage.

Data Sheet **[AD8420](http://www.analog.com/AD8420?doc=AD8420.pdf)**

PIN CONFIGURATION

Table 1. Instrumentation Amplifiers by Category1

¹ Se[e www.analog.com f](http://www.analog.com/?doc=AD8420.pdf)or the latest instrumentation amplifiers.

Single-supply operation, micropower current consumption, and rail-to-rail output swing make th[e AD8420](http://www.analog.com/AD8420?doc=AD8420.pdf) ideal for batterypowered applications. Its rail-to-rail output stage maximizes dynamic range when operating from low supply voltages. Dualsupply operation $(\pm 15 \text{ V})$ and low power consumption make the [AD8420](http://www.analog.com/AD8420?doc=AD8420.pdf) ideal for a wide variety of applications in medical or industrial instrumentation.

Th[e AD8420 i](http://www.analog.com/AD8420?doc=AD8420.pdf)s available in an 8-lead MSOP package. Performance is specified over the full temperature range of −40°C to +85°C, and the device is operational from −40°C to +125°C.

Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD8420.pdf&product=AD8420&rev=A)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. ©2012-2015 Analog Devices, Inc. All rights reserved. **[Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com**

AD8420* Product Page Quick Links

Last Content Update: 11/01/2016

[Comparable Parts](http://www.analog.com/parametricsearch/en/11080?doc=ad8420.pdf&p0=1&lsrc=pst)¹

View a parametric search of comparable parts

[Evaluation Kits](http://www.analog.com/ad8420/evalkits?doc=ad8420.pdf&p0=1&lsrc=ek) \Box

• AD8237 and AD8420 Evaluation Board

[Documentation](http://www.analog.com/ad8420/documentation?doc=ad8420.pdf&p0=1&lsrc=doc)^[9]

Application Notes

• AN-1401: Instrumentation Amplifier Common-Mode Range: The Diamond Plot

Data Sheet

• AD8420: Wide Supply Range, Micropower, Rail-to-Rail Instrumentation Amplifier Data Sheet

Technical Books

• A Designer's Guide to Instrumentation Amplifiers, 3rd Edition, 2006

User Guides

• UG-513: Evaluating the AD8237 Micropower, Zero Drift, True Rail-to-Rail Instrumentation Amplifier and the AD8420 Wide Supply Range, Micropower, Rail-to-Rail Instrumentation Amplifier

[Tools and Simulations](http://www.analog.com/ad8420/tools?doc=ad8420.pdf&p0=1&lsrc=tools)^[C]

• AD8420 SPICE Macro Model

[Reference Designs](http://www.analog.com/ad8420/referencedesigns?doc=ad8420.pdf&p0=1&lsrc=rd) ^[C]

- CN0314
- CN0355

[Design Resources](http://www.analog.com/ad8420/designsources?doc=ad8420.pdf&p0=1&lsrc=dr)^[D]

- AD8420 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

[Discussions](http://www.analog.com/ad8420/discussions?doc=ad8420.pdf&p0=1&lsrc=disc) \Box

View all AD8420 EngineerZone Discussions

[Sample and Buy](http://www.analog.com/ad8420/sampleandbuy?doc=ad8420.pdf&p0=1&lsrc=sb) \Box

Visit the product page to see pricing options

[Technical Support](http://www.analog.com/support/technical-support.html?doc=ad8420.pdf&p0=1&lsrc=techs)¹

Submit a technical question or find your regional support number

^{*} This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

TABLE OF CONTENTS

REVISION HISTORY

3/12—Revision 0: Initial Version

SPECIFICATIONS

 $+V_s$ = +5 V, $-V_s$ = 0 V, V_{REF} = 0.5 V, V_{+IN} = 0.5 V, V_{-IN} = 0.5 V, T_A = 25°C, G = 1 to 1000, R_L = 20 kΩ, specifications referred to input, unless otherwise noted. All [Table 2 l](#page-3-0)imits are valid from $V_s = 3$ V to $V_s = \pm 5$ V, unless otherwise specified.

¹ The input stage uses PNP transistors; therefore, input bias current always flows out of the device.
² Eor G > 1, errors from External Besistor R1 and External Besistor R2 should be considered in additi

² For G > 1, errors from External Resistor R1 and External Resistor R2 should be considered in addition to these specifications, including error from FB pin bias current.
³ Minimum supply voltage indicated for V as N a

³ Minimum supply voltage indicated for V_{+IN}, V_{−IN}, and V_{REF} = 0 V.
⁴ See th[e Typical Performance Characteristics s](#page-9-0)ection for operation between 85°C and 125°C.

Data Sheet **AD8420**

 $+V_s = +15$ V, $-V_s = -15$ V, $V_{REF} = 0$ V, $T_A = 25$ °C, $G = 1$ to 1000, $R_L = 20$ k Ω , specifications referred to input, unless otherwise noted.

¹ See th[e Typical Performance Characteristics s](#page-9-0)ection for the offset voltage vs. supply.
² The input stage uses PNP transistors; therefore, input bias current always flows out of the device.
³ For G > 1, errors from

³ For G > 1, errors from External Resistor R1 and External Resistor R2 should be considered in addition to these specifications, including error from FB pin bias current.

4 Minimum positive supply voltage indicated for V_{+IN}, V_{-IN}, and V_{REF} = 0 V. With V_{+IN}, V_{–IN}, and V_{REF} = –V_s, minimum supply is ±1.35 V.
⁵ See th[e Typical Performance Characteristics s](#page-9-0)ection for operation be

ABSOLUTE MAXIMUM RATINGS

Table 4.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

 $θ_{JA}$ is specified for a device in free air.

Table 5.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

÷,

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 6. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

T = 25°C, +Vs = 5 V, R_L = 20 k Ω , unless otherwise noted.

Figure 5. Typical Distribution of Input Offset Current

Figure 8. Typical Distribution of REF, FB Offset Current

Data Sheet **AD8420**

09945-329

9945-32

09945-027

OFFSET CURRENT (pA)

09945-331

0945-331

Figure 32. Input Bias Current and Input Offset Current vs. Temperature

Figure 33. FB, REF Bias Current and FB, REF Offset Current vs. Temperature

Figure 34. Gain Error vs. Temperature, $G = 1$, $V_{IN} = \pm 1$ V, $V_S = \pm 15$ V

Figure 35. Gain Error vs. Temperature, $G = 1$, $V_{IN} = \pm 0.1$ V, $V_S = \pm 15$ V

Figure 38. Output Voltage Swing vs. Supply Voltage, $R_L = 20 \text{ k}\Omega$

AD8420 Data Sheet

Data Sheet **AD8420**

Figure 39. Output Voltage Swing vs. Load Resistance, $V_S = 5$ V

Figure 40. Output Voltage Swing vs. Output Current, $V_S = 5$ V

Figure 41. Output Voltage Swing vs. Load Resistance, $V_S = \pm 15$ V

Figure 42. Output Voltage Swing vs. Output Current, $V_s = \pm 15$

Figure 44. 0.1 Hz to 10 Hz RTI Voltage Noise, $G = 1$

Figure 48. Large Signal Pulse Response and Settling Time, $G = 1$

Figure 49. Large Signal Pulse Response and Settling Time, G = 10

Figure 50. Large Signal Pulse Response and Settling Time, G = 100

Figure 51. Small Signal Pulse Response, $G = 1$, $R_L = 20$ k Ω , $C_L = 100$ pF

Figure 52. Small Signal Pulse Response, G = 10, R_L = 20 k Ω , C_L = 100 pF

Figure 53. Small Signal Pulse Response, $G = 100$, $R_L = 20$ k Ω , $C_L = 100$ pF

Figure 54. Small Signal Pulse Response, $G = 1000$, $R_L = 20$ k Ω , $C_L = 100$ pF

Figure 55. Small Signal Response with Various Capacitive Loads, $G = 1, R_L = \infty$

Figure 56. Supply Current vs. Total Supply Voltage

THEORY OF OPERATION

ARCHITECTURE

The [AD8420 i](http://www.analog.com/AD8420?doc=AD8420.pdf)s based on an indirect current feedback topology consisting of three amplifiers: two matched transconductance amplifiers that convert voltage to current and one integrator amplifier that converts current to voltage.

For th[e AD8420,](http://www.analog.com/AD8420?doc=AD8420.pdf) assume that all initial voltages and currents are zero until a positive differential voltage is applied between the inputs, +IN and −IN. Transconductance Amplifier gm1 converts this input voltage into a current, I1. Because the voltage across g_{m2} is initially zero, I2 is zero and I3 equals I1.

I3 is integrated to the output, making the output voltage, V_{OUT} , increase. This voltage continues to increase until the same differential input voltage across the inputs of g_{m1} is replicated across the inputs of g_{m2} , generating a current (I2) equal to I1. This reduces the Difference Current I3 to zero so that the output remains at a stable voltage. The gain in the configuration shown i[n Figure 58 i](#page-19-3)s set by R2 and R1.

In traditional instrumentation amplifiers, the input commonmode voltage can limit the available output swing, typically depicted in a hexagon plot. Because the [AD8420](http://www.analog.com/AD8420?doc=AD8420.pdf) converts the input differential signals to current, this limit does not apply. This is particularly important when amplifying a signal with a commonmode voltage near one of the supply rails.

To improve robustness and ease of use, th[e AD8420](http://www.analog.com/AD8420?doc=AD8420.pdf) includes differential voltage protection to limit the current into its inputs to a safe level. This protection scheme allows wide differential input voltages without damaging the device.

SETTING THE GAIN

The transfer function of th[e AD8420](http://www.analog.com/AD8420?doc=AD8420.pdf) is

$$
V_{OUT}=G(V_{\rm{\scriptscriptstyle +IN}}-V_{\rm{\scriptscriptstyle -IN}})+V_{REF}
$$

where $G = 1 + \frac{R2}{R1}$.

While the ratio of R2 to R1 sets the gain, the designer determines the absolute value of the resistors. Larger values reduce power consumption and output loading; smaller values limit the FB input bias current and offset current error. For best output swing and distortion performance, keep (R1 + R2) $|| R_L \ge 20$ k Ω .

A method that allows large value feedback resistors while limiting FB bias current error is to place a resistor of value R1 || R2 in series with the REF terminal, as shown i[n Figure 59.](#page-19-4) At higher gains, this resistor can simply be the same value as R1.

Figure 59. Cancelling Out Error from FB Input Bias Current

GAIN ACCURACY

Unlike most instrumentation amplifiers, the relative match of the two gain setting resistors determines the gain accuracy of the [AD8420](http://www.analog.com/AD8420?doc=AD8420.pdf) rather than a single resistor. For example, if two resistors have exactly the same absolute error, there is no error in gain. Conversely, two 1% resistors can cause approximately 2% maximum gain error at high gains. Temperature coefficient mismatch of the gain setting resistors increases the gain drift of the instrumentation amplifier circuit, according to the gain equation. Because these external resistors do not have to match any on-chip resistors, resistors with good TC tracking can achieve excellent gain drift. Even with standard thin film resistors, the [AD8420 c](http://www.analog.com/AD8420?doc=AD8420.pdf)an still achieve better gain drift than most instrumentation amplifiers.

When the differential voltage at the inputs approaches the differential input limit, the diodes start to conduct, limiting the voltage seen by the inputs of amplifier gm1. This can look like increased gain error at large differential inputs. Performance of the [AD8420 i](http://www.analog.com/AD8420?doc=AD8420.pdf)s specified for ±1 V differential from −40°C to +85°C. However, at higher temperatures, the reduced forward voltage of the diodes limits the differential input to a smaller voltage. [Figure 60 t](#page-20-3)racks 1% error across the operating temperature range to show the effect of temperature on the input limit.

INPUT VOLTAGE RANGE

The allowed input range of the [AD8420](http://www.analog.com/AD8420?doc=AD8420.pdf) is much simpler than traditional architectures. For the transfer function of th[e AD8420](http://www.analog.com/AD8420?doc=AD8420.pdf) to be valid, the input voltage should follow two rules:

- Keep the differential input voltage within ± 1 V.
- Keep the voltage on the +IN, −IN, REF, and FB pins in the specified input voltage range.

Because the output swing is completely independent of the input common-mode voltage, there are no hexagonal figures or complicated formulas to follow, and no limitation for the output swing the amplifier has for input signals with changing common mode.

INPUT PROTECTION

The current into the [AD8420 i](http://www.analog.com/AD8420?doc=AD8420.pdf)nputs is limited internally. This ensures that the diodes that limit the differential voltage seen by the internal amplifier do not draw excessive current when they turn on. The device can handle large differential input voltages, regardless of the amount of gain applied, without damage. As a result, th[e AD8420 i](http://www.analog.com/AD8420?doc=AD8420.pdf)nputs are protected from voltages beyond the positive rail. If voltages beyond the negative rail are expected, external protection must be used.

Keep all of th[e AD8420 t](http://www.analog.com/AD8420?doc=AD8420.pdf)erminals within the voltage range specified in th[e Absolute Maximum Ratings s](#page-7-0)ection. All terminals of the [AD8420 a](http://www.analog.com/AD8420?doc=AD8420.pdf)re protected against ESD.

Input Voltages Beyond the Rails

For applications that require protection beyond the negative rail, one option is to use an external resistor in series with each input to limit current during overload conditions. In this case, size the resistors to limit the current into th[e AD8420 t](http://www.analog.com/AD8420?doc=AD8420.pdf)o 6 mA.

 $R_{\text{PROTECT}} \geq (Negative \, \text{Supply} - V_{\text{IN}})/6 \, \text{mA}$

Although th[e AD8420 i](http://www.analog.com/AD8420?doc=AD8420.pdf)nputs must still be kept within the $-V_S$ + 40 V limitation, the $I \times R$ drop across the protection resistor increases the protection on the positive side to approximately

(40 V + *Negative Supply*) + 300 μA × *RPROTECT*

An alternate protection method is to place diodes at th[e AD8420](http://www.analog.com/AD8420?doc=AD8420.pdf) inputs to limit voltage and resistors in series with the inputs to limit the current into these diodes. To keep input bias current at a minimum for normal operation, use low leakage diode clamps, such as the BAV199. Th[e AD8420](http://www.analog.com/AD8420?doc=AD8420.pdf) also combines well with TVS diodes, such as the PTVSxS1UR.

Large Differential Input Voltage

The [AD8420 i](http://www.analog.com/AD8420?doc=AD8420.pdf)s able to handle large differential input voltage without damage to the device. Refer to [Figure 9,](#page-10-0) [Figure 10,](#page-10-1) [Figure 11,](#page-10-2) an[d Figure 12](#page-10-3) for overvoltage performance. The [AD8420 d](http://www.analog.com/AD8420?doc=AD8420.pdf)ifferential voltage is internally limited with diodes to ±1 V. If this limit is exceeded, the diodes start to conduct and draw current, as shown i[n Figure 22.](#page-12-0) This current is limited internally to a value that is safe for the [AD8420,](http://www.analog.com/AD8420?doc=AD8420.pdf) but if the input current cannot be tolerated in the system, place resistors in series with each input with the following value:

$$
R_{\mathit{PROTECT}} \geq \frac{1}{2} \left(\frac{\left| V_{\mathit{DIFF}} \right| - 1\,V}{I_{\mathit{MAX}}} \right)
$$

LAYOUT

Common-Mode Rejection Ratio over Frequency

Poor layout can cause some of the common-mode signal to be converted to a differential signal before reaching the in-amp. This conversion can occur when the path to the positive input pin has a different frequency response than the path to the negative input pin. For best CMRR vs. frequency performance, the input source impedance and capacitance of each path should be closely matched. This includes connecting Pin 1 to $-V$ _S, which matches the parasitic capacitance and the leakage between the inputs and adjacent pins. Place additional source resistance in the input path (for example, for input protection) close to the in-amp inputs to minimize their interaction with the parasitic capacitance from the printed circuit board (PCB) traces.

Power Supplies

Use a stable dc voltage to power the instrumentation amplifier. Noise on the supply pins can adversely affect performance. For more information, see the PSRR performance curves i[n Figure 24](#page-12-1) an[d Figure 25.](#page-12-2)

Place a 0.1 μF capacitor as close as possible to each supply pin. As shown in [Figure 62,](#page-21-2) a 10 μF tantalum capacitor can be used farther away from the device. This capacitor, which is intended to be effective at low frequencies, can usually be shared by other precision integrated circuits. Keep the traces between these integrated circuits short to minimize interaction of the trace parasitic inductance with the shared capacitor.

Figure 62. Supply Decoupling, REF, and Output Referred to Local Ground

Reference

The output voltage of th[e AD8420](http://www.analog.com/AD8420?doc=AD8420.pdf) is developed with respect to the potential on the reference terminal. Take care to tie REF to the appropriate local ground. The differential voltage at the inputs is reproduced between the REF and FB pins; therefore, it is important to set V_{REF} so that the voltage at FB does not exceed the input range.

DRIVING THE REFERENCE PIN

Traditional instrumentation amplifier architectures require the reference pin to be driven with a low impedance source. In these architectures, impedance at the reference pin degrades both CMRR and gain accuracy. With th[e AD8420 a](http://www.analog.com/AD8420?doc=AD8420.pdf)rchitecture, resistance at the reference pin has no effect on CMRR.

Figure 63. Calculating Gain with Reference Resistance

Resistance at the reference pin does affect the gain of th[e AD8420,](http://www.analog.com/AD8420?doc=AD8420.pdf) but if this resistance is constant, the gain setting resistors can be adjusted to compensate. For example, th[e AD8420 c](http://www.analog.com/AD8420?doc=AD8420.pdf)an be driven with a voltage divider to level shift the output as shown in [Figure 64.](#page-21-3)

Figure 64. Using Resistor Divider to Set Reference Voltage

INPUT BIAS CURRENT RETURN PATH

The input bias current of th[e AD8420 m](http://www.analog.com/AD8420?doc=AD8420.pdf)ust have a return path to ground. When the source, such as a thermocouple, cannot provide a return current path, create one, as shown i[n Figure 65.](#page-22-2)

RADIO FREQUENCY INTERFERENCE (RFI)

All instrumentation amplifiers can rectify high frequency out-ofband signals. Once rectified, these signals appear as dc offset errors at the output. High frequency signals can be filtered with a low-pass RC network placed at the input of the instrumentation amplifier, as shown in [Figure 66.](#page-22-3) The filter limits the input signal bandwidth according to the following relationship:

$$
Filter Frequency_{DIFF} = \frac{1}{2\pi R(2C_D + C_C)}
$$

FilterFrequency_{CM} = $\frac{1}{2\pi RC_C}$

where $C_D \geq 10$ C_C .

Figure 66. Suggested RFI Suppression Filter

 C_D affects the differential signal and C_C affects the common-mode signal. Values of R and Cc are chosen to minimize out of band RFI at the expense of reduced signal bandwidth. Mismatch between the $R \times C_C$ at the positive input and the $R \times C_C$ at the negative input degrades the CMRR of th[e AD8420.](http://www.analog.com/AD8420?doc=AD8420.pdf) By using a value of C_D that is at least one magnitude larger than C_C , the effect of the mismatch is reduced and performance is improved.

OUTPUT BUFFERING

The [AD8420 i](http://www.analog.com/AD8420?doc=AD8420.pdf)s designed to drive loads of 20 k Ω or greater but can deliver up to 10 mA to heavier loads at lower output voltage swings (se[e Figure 42\)](#page-15-0). If more output current is required, buffer the [AD8420](http://www.analog.com/AD8420?doc=AD8420.pdf) output with a precision op amp[. Figure 67](#page-23-1) shows the recommended configuration using the [ADA4692-2 w](http://www.analog.com/ADA4692-2?doc=AD8420.pdf)ith a single supply. This low power op amp can swing its output from 1 V to 4 V on a single 5 V supply while sourcing or sinking more than 30 mA of current. When using this configuration, the load seen by the $AD8420$ is approximately $R1 + R2$.

Figure 67. Output Buffering

09945-065

Because the [ADA4692-2 i](http://www.analog.com/ADA4692-2?doc=AD8420.pdf)s a dual op amp, another op amp is now free for use as an active filter stage or to buffer anothe[r AD8420](http://www.analog.com/AD8420?doc=AD8420.pdf) output on the same PCB[. Figure 68](#page-23-2) shows another suggestion for how to use this second op amp. In this circuit, the voltage from the wiper of a potentiometer is buffered by the [ADA4692-2,](http://www.analog.com/ADA4692-2?doc=AD8420.pdf) allowing a variable level shift of the output. Resistors above and below the potentiometer reduce the total range of the level shift but increase the precision. If the potentiometer were connected directly to the REF pin of th[e AD8420,](http://www.analog.com/AD8420?doc=AD8420.pdf) gain error would be introduced from the variable resistance. The potentiometer can be tuned in hardware or software, depending on the type of potentiometer chosen. For a list of digital potentiometers made by Analog Devices, Inc., visi[t www.analog.com/digitalpotentiometers.](http://www.analog.com/digitalpotentiometers?doc=AD8420.pdf)

Rev. A | Page 23 of 26

APPLICATIONS INFORMATION **[AD8420 I](http://www.analog.com/AD8420?doc=AD8420.pdf)N ELECTROCARDIOGRAPHY (ECG)**

A high-pass filter is commonly used in ECG signal conditioning circuitry to remove electrode offset and motion artifacts. To avoid degrading the input impedance and CMRR of the system, this filtering is typically implemented after the instrumentation amplifier, which limits the gain that can be applied with the instrumentation amplifier.

With a 3-op-amp instrumentation amplifier, gain is applied in the first stage. Because of this, the electrode offset is gained and then must be removed afterward with a high-pass filter. In th[e AD8420](http://www.analog.com/AD8420?doc=AD8420.pdf) architecture, the offset can be accounted for in the input stage

by unbalancing the transconductance amplifier at the REF and FB pins. In the steady state, the offset at the input is not gained to the output, and higher frequency signals can be gained and passed through. Using th[e AD8420 i](http://www.analog.com/AD8420?doc=AD8420.pdf)n this way, the offset tolerance is nearly the differential input range of the device $(\pm 1 \text{ V})$.

[Figure 69 s](#page-24-2)hows an ECG front end that applies a gain of 100 to the signal while rejecting dc and high frequencies. This circuit combines th[e AD8420 w](http://www.analog.com/AD8420?doc=AD8420.pdf)ith the [AD8657,](http://www.analog.com/AD8657?doc=AD8420.pdf) which is a low power, low cost, dual, precision CMOS op amp.

Figure 69[. AD8420 i](http://www.analog.com/AD8420?doc=AD8420.pdf)n an ECG Front End

CLASSIC BRIDGE CIRCUIT

[Figure 70 s](#page-25-2)hows th[e AD8420 c](http://www.analog.com/AD8420?doc=AD8420.pdf)onfigured to amplify the signal from a classic resistive bridge. This circuit works in dual-supply mode or single-supply mode. Typically, the same voltage that powers the instrumentation amplifier excites the bridge. Connecting the bottom of the bridge to the negative supply of the instrumentation amplifier sets up an input common-mode voltage that is located midway between the supply voltages. The voltage on the REF pin can be varied to suit the application. For example, the REF pin is tied to the V_{REF} pin of an analog-to-digital converter (ADC) whose input range is (V_{REF} \pm V_{IN}). With an available output swing on th[e AD8420](http://www.analog.com/AD8420?doc=AD8420.pdf) of ($-V_s + 100$ mV) to ($+V_s - 150$ mV), the maximum programmable gain is simply this output range divided by the input range.

4 mA TO 20 mA SINGLE-SUPPLY RECEIVER

The 90 μA maximum supply current, input range that goes below ground, and low drift characteristics make th[e AD8420](http://www.analog.com/AD8420?doc=AD8420.pdf) a very good candidate for use in a 4 mA to 20 mA loop. [Figure 71](#page-25-3) shows how a signal from a 4 mA to 20 mA transducer can be interfaced to th[e AD8420.](http://www.analog.com/AD8420?doc=AD8420.pdf) The signal from a 4 mA to 20 mA transducer is single-ended, which initially suggests the need for a simple shunt resistor to ground to convert the current to a voltage. However, any line resistance in the return path (to the transducer) adds a current-dependent offset error; therefore, the current must be sensed differentially.

In this example, a 5 Ω shunt resistor generates a differential voltage at the inputs of the [AD8420 b](http://www.analog.com/AD8420?doc=AD8420.pdf)etween 20 mV (for 4 mA in) and 100 mV (for 20 mA in) with a very low common-mode value. With the gain resistors shown, the [AD8420 a](http://www.analog.com/AD8420?doc=AD8420.pdf)mplifies the 100 mV input voltage by a factor of 40 to 4.0 V.

Figure 71. 4 mA to 20 mA Receiver Circuit

OUTLINE DIMENSIONS

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

©2012–2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09945-0-1/15(A)

www.analog.com

Rev. A | Page 26 of 26