

AD7541

OBSOLETE PRODUCT POSSIBLE SUBSTITUTE PRODUCT AD7521

12-Bit, Multiplying D/A Converter

FN3107 Rev.3.00 May 2002

The AD7541 is a monolithic, low cost, high performance, 12-bit accurate, multiplying digital-to-analog converter (DAC).


Intersil' wafer level laser-trimmed thin-film resistors on CMOS circuitry provide true 12-bit linearity with TTL/CMOS compatible operation.

Special tabbed-resistor geometries (improving time stability), full input protection from damage due to static discharge by diode clamps to V+ and ground, large I_{OUT1} and I_{OUT2} bus lines (improving superposition errors) are some of the features offered by Intersil AD7541.


Features

- 12-Bit Linearity 0.01%
- Pretrimmed Gain
- · Low Gain and Linearity Tempcos
- Full Temperature Range Operation
- Full Input Static Protection
- TTL/CMOS Compatible
- +5V to +15V Supply Range
- 20mW Low Power Dissipation
- Current Settling Time 1µs to 0.01% of FSR
- Four Quadrant Multiplication

Pinout



Functional Block Diagram



NOTE: Switches shown for digital inputs "High".

Part Number Information

| PART NUMBER | NONLINEARITY | TEMP. RANGE (°C) | PACKAGE | PKG. NO. |
|-------------|----------------|------------------|------------|----------|
| AD7541JN | 0.02% (11-Bit) | 0 to 70 | 18 Ld PDIP | E18.3 |
| AD7541KN | 0.01% (12-Bit) | 0 to 70 | 18 Ld PDIP | E18.3 |

Absolute Maximum Ratings Thermal Information Supply Voltage (V+ to GND) +17V Thermal Resistance (Typical, Note 1) θ_{JA} (°C/W) VREF ±25V PDIP Package 80 Digital Input Voltage Range V+ to GND Maximum Junction Temperature .150°C Output Voltage Compliance -100mV to V+ Maximum Storage Temperature -65°C to 150°C Operating Conditions Maximum Lead Temperature (Soldering 10s) .300°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE

1. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

 $\textbf{Electrical Specifications} \qquad \text{V+ = +15V, V}_{REF} = +10V, \text{ V}_{OUT1} = \text{V}_{OUT2} = 0V, \text{ T}_{A} = 25^{\circ}\text{C}, \text{ Unless Otherwise Specified Specif$

| PARAMETER | | | T _A = 25 ^o C | | | TA MIN-MAX | | |
|------------------------------|-------------------|--|------------------------------------|-----|--------|------------|--------|---------------------------|
| | | TEST CONDITIONS | MIN | TYP | MAX | MIN | MAX | UNITS |
| SYSTEM PERFORMANO | E (Note 4) | 1 | ' | | | | -U. | 1 |
| Resolution | | | 12 | - | - | 12 | - | Bits |
| Nonlinearity | J | -10V ≤ V _{REF} ≤ +10V | - | - | ±0.024 | - | ±0.024 | % of FSR |
| | К | V _{OUT1} = V _{OUT2} = 0V See Figure 4 (Note 5) | - | - | ±0.012 | - | ±0.012 | % of FSR |
| Monotonicity | , | | Guaranteed | | | | | |
| Gain Error | | -10V ≤ V _{REF} ≤ +10V (Note 5) | - | - | ±0.3 | - | ±0.4 | % of FSR |
| Output Leakage Current (| Either Output) | $V_{OUT1} = V_{OUT2} = 0$ | - | - | ±50 | - | ±200 | nA |
| DYNAMIC CHARACTER | ISTICS | | | 1 | | | -11- | |
| Power Supply Rejection | | V+ = 14.5V to 15.5V See Figure 5 (Note 5) | - | - | ±0.005 | - | ±0.01 | % of FSR/% of $\Delta V+$ |
| Output Current Settling Time | | To 0.1% of FSR See Figure 9 (Note 6) | - | - | 1 | - | 1 | μs |
| Feedthrough Error | | V _{REF} = 20V _{P-P} , 10kHz All Digital Inputs Low See Figure 8 (Note 6) | - | - | 1 | - | 1 | mV _{P-P} |
| REFERENCE INPUTS | | | | | | | 1 | 1 |
| Input Resistance | | All Digital Inputs High IOUT1 at Ground | 5 | 10 | 20 | 5 | 20 | kΩ |
| ANALOG OUTPUT | | | | 1 | | | -11- | |
| Voltage Compliance | | Both Outputs, See Maximum Ratings (Note 7) | -100mV to V+ | | | | | |
| Output Capacitance | C _{OUT1} | All Digital Inputs High | - | - | 200 | - | 200 | pF |
| | C _{OUT2} | See Figure 7 (Note 6) | - | - | 60 | - | 60 | pF |
| | C _{OUT1} | All Digital Inputs Low | - | - | 60 | - | 60 | pF |
| | C _{OUT2} | See Figure 7 (Note 6) | - | - | 200 | - | 200 | pF |
| Output Noise (Both Outputs) | | See Figure 6 | Equivalent to 10kΩ Johnson Noise | | | | | |



Electrical Specifications V+ = +15V, V_{REF} = +10V, V_{OUT1} = V_{OUT2} = 0V, T_A = 25°C, Unless Otherwise Specified (Continued)

| | | T _A = 25°C | | | TA MIN-MAX | | |
|---------------------------------------|---|--|-----|-----|------------|-----|-------|
| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | MIN | MAX | UNITS |
| DIGITAL INPUTS | | | | | | | |
| Low State Threshold, V _{IL} | (Notes 2, 6) | - | - | 0.8 | - | 0.8 | V |
| High State Threshold, V _{IH} | | 2.4 | - | - | 2.4 | - | V |
| Input Current | V _{IN} = 0V or V+ (Note 6) | V _{IN} = 0V or V+ (Note 6) - ±1 | | - | ±1 | μА | |
| Input Coding | See Tables 1 and 2 (Note 6) | Binary/Offset Binary | | | | | |
| Input Capacitance | (Note 6) | 8 | | - | 8 | pF | |
| POWER SUPPLY CHARACTERIST | rics | | | | | | |
| Power Supply Voltage Range | Accuracy Is Not Guaranteed Over This Range | +5 to +16 | | | | V | |
| l+ | All Digital Inputs High or Low (Excluding Ladder Network) | - | - | 2.0 | - | 2.5 | mA |
| Total Power Dissipation | (Including Ladder Network) | - | 20 | - | - | - | mW |

NOTES:

- 2. The digital control inputs are zener protected; however, permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.
- 3. Do not apply voltages higher than $V_{\mbox{DD}}$ or less than GND potential on any terminal except $V_{\mbox{REF}}$ and $R_{\mbox{FEEDBACK}}$.
- 4. Full scale range (FSR) is 10V for unipolar and \pm 10V for bipolar modes.
- 5. Using internal feedback resistor, R_{FEEDBACK}.
- 6. Guaranteed by design or characterization and not production tested.
- 7. Accuracy not guaranteed unless outputs at ground potential.

Definition of Terms

Nonlinearity: Error contributed by deviation of the DAC transfer function from a "best fit straight line" function. Normally expressed as a percentage of full scale range. For a multiplying DAC, this should hold true over the entire $V_{\mbox{REF}}$ range.

Resolution: Value of the LSB. For example, a unipolar converter with n bits has a resolution of LSB = $(V_{REF})/2^N$. A bipolar converter of N bits has a resolution of LSB = $(V_{REF})/2^{(N-1)}$. Resolution in no way implies linearity.

Settling Time: Time required for the output function of the DAC to settle to within $^{1}/_{2}$ LSB for a given digital input stimulus, i.e., 0 to Full Scale.

Gain Error: Ratio of the DAC's operational amplifier output voltage to the nominal input voltage value.

 $\label{eq:coupling} \textbf{Freedthrough Error}: \ \, \text{Error caused by capacitive coupling from } \\ V_{REF} \ \, \text{to output with all switches OFF.}$

Output Capacitance: Capacitance from I_{OUT1} , and I_{OUT2} terminals to ground.

Output Leakage Current: Current which appears on I_{OUT1} , terminal when all digital inputs are LOW or on I_{OUT2} terminal when all inputs are HIGH.

Detailed Description

The AD7541 is a 12-bit, monolithic, multiplying D/A converter. A highly stable thin film R-2R resistor ladder network and NMOS SPDT switches form the basis of the converter circuit. CMOS level shifters provide low power TTL/CMOS compatible operation. An external voltage or current reference and an operational amplifier are all that is required for most voltage output applications. A simplified equivalent circuit of the DAC is shown on page 1, (Functional Diagram). The NMOS SPDT switches steer the ladder leg currents between I_{OUT1} and I_{OUT2} buses which must be held at ground potential. This configuration maintains a constant current in each ladder leg independent of the input code. Converter errors are further eliminated by using wider metal interconnections between the major bits and the outputs. Use of high threshold switches reduces the offset (leakage) errors to a negligible level.

Each circuit is laser-trimmed, at the wafer level, to better than 12-bits linearity. For the first four bits of the ladder, special trimtabbed geometries are used to keep the body of the resistors, carrying the majority of the output current, undisturbed. The resultant time stability of the trimmed circuits is comparable to that of untrimmed units.

The level shifter circuits are comprised of three inverters with a positive feedback from the output of the second to first



(Figure 1). This configuration results in TTL/COMS compatible operation over the full military temperature range. With the ladder SPDT switches driven by the level shifter, each switch is binary weighted for an "ON" resistance proportional to the respective ladder leg current. This assures a constant voltage drop across each switch, creating equipotential terminations for the 2R ladder resistor, resulting in accurate leg currents.




FIGURE 1. CMOS LEVEL SHIFTER AND SWITCH

Typical Applications

General Recommendations

Static performance of the AD7541 depends on I_{OUT1} and I_{OUT2} (pin 1 and pin 2) potentials being exactly equal to GND (pin 3).

The output amplifier should be selected to have a low input bias current (typically less than 75nA), and a low drift (depending on the temperature range). The voltage offset of the amplifier should be nulled (typically less than $\pm 200\mu V$).

The bias current compensation resistor in the amplifier's non-inverting input can cause a variable offset. Non-inverting input should be connected to GND with a low resistance wire.

Ground-loops must be avoided by taking all pins going to GND to a common point, using separate connections.

The V+ (pin 16) power supply should have a low noise level and should not have any transients exceeding +17V.

Unused digital inputs must be connected to GND or V+ for proper operation.

A high value resistor (~1M Ω) can be used to prevent static charge accumulation, when the inputs are open-circuited for any reason.

When gain adjustment is required, low tempco (approximately 50ppm/^OC) resistors or trim-pots should be selected.

Unipolar Binary Operation

The circuit configuration for operating the AD7541 in unipolar mode is shown in Figure 2. With positive and negative V_{REF} values the circuit is capable of 2-Quadrant multiplication. The "Digital Input Code/Analog Output Value" table for unipolar mode is given in Table 1. A Schottky diode (HP5082-2811 or equivalent) prevents I_{OUT1} from negative excursions which

could damage the device. This precaution is only necessary with certain high speed amplifiers.




FIGURE 2. UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Zero Offset Adjustment

- 1. Connect all digital inputs to GND.
- Adjust the offset zero adjust trimpot of the output operational amplifier for 0V ±0.5mV (Max) at V_{OUT}.

Gain Adjustment

- 1. Connect all digital inputs to V_{DD}.
- 2. Monitor V_{OUT} for a - V_{REF} (1 $^{1}/_{2}$ ¹²) reading.
- 3. To increase V_{OUT} , connect a series resistor, $(0\Omega$ to $250\Omega)$, in the I_{OUT1} amplifier feedback loop.
- 4. To decrease V_{OUT} , connect a series resistor, (0 Ω to 250 Ω), between the reference voltage and the V_{REF} terminal.

TABLE 1. CODE TABLE - UNIPOLAR BINARY OPERATION

| DIGITAL INPUT | ANALOG OUTPUT |
|---------------|--|
| 11111111111 | -V _{REF} (1 - ¹ / ₂ ¹²) |
| 10000000001 | $-V_{REF}(^{1}/_{2}+^{1}/_{2}^{12})$ |
| 10000000000 | -V _{REF} /2 |
| 01111111111 | -V _{REF} (1/2 - 1/212) |
| 0000000001 | -V _{REF} (1/212) |
| 00000000000 | 0 |

Bipolar (Offset Binary) Operation

The circuit configuration for operating the AD7541 in the bipolar mode is given in Figure 3. Using offset binary digital input codes and positive and negative reference voltage values Four-Quadrant multiplication can be realized. The "Digital Input Code/Analog Output Value" table for bipolar mode is given in Table 2.

A "Logic 1" input at any digital input forces the corresponding ladder switch to steer the bit current to I_{OUT1} bus. A "Logic 0" input forces the bit current to I_{OUT2} bus. For any code the I_{OUT1} and I_{OUT2} bus currents are complements of one another. The current amplifier at I_{OUT2} changes the polarity of I_{OUT2} current and the transconductance amplifier at I_{OUT1} output sums the two currents. This configuration doubles the output range of the DAC. The difference current resulting at zero offset binary code,

(MSB = "Logic 1", All other bits = "Logic 0"), is corrected by using an external resistive divider, from V_{BFF} to I_{OUT2} .

Offset Adjustment

- 1. Adjust V_{REF} to approximately +10V.
- 2. Set R4 to zero.
- 3. Connect all digital inputs to "Logic 1".
- Adjust I_{OUT1} amplifier offset zero adjust trimpot for 0V ±0.1mV at I_{OUT2} amplifier output.
- 5. Connect a short circuit across R2.
- 6. Connect all digital inputs to "Logic 0".
- Adjust I_{OUT2} amplifier offset zero adjust trimpot for 0V ±0.1mV at I_{OUT1} amplifier output.
- 8. Remove short circuit across R2.
- Connect MSB (Bit 1) to "Logic 1" and all other bits to "Logic 0".
- 10. Adjust R4 for 0V \pm 0.2mV at V_{OUT}.


Gain Adjustment

1. Connect all digital inputs to $V_{\mbox{\scriptsize DD}}$.

- 2. Monitor V_{OUT} for a $-V_{REF}$ (1 $\frac{1}{2}$ 11) volts reading.
- 3. To increase V_{OUT}, connect a series resistor, (0 Ω to 250 Ω), in the I_{OUT1} amplifier feedback loop.
- 4. To decrease V_{OUT} , connect a series resistor, $(0\Omega$ to 250Ω), between the reference voltage and the V_{REF} terminal.

TABLE 2. CODE TABLE - BIPOLAR (OFFSET BINARY)
OPERATION

| DIGITAL INPUT | ANALOG OUTPUT |
|---------------|--|
| 11111111111 | -V _{REF} (1 - ¹ / ₂ ¹¹) |
| 10000000001 | -V _{REF} (1/2 ¹¹) |
| 10000000000 | 0 |
| 01111111111 | V _{REF} (1/211) |
| 00000000001 | V _{REF} (1 - ¹ / ₂ ¹¹) |
| 00000000000 | V _{REF} |
| | |



NOTE: R1 and R2 should be 0.01%, low-TCR resistors.

FIGURE 3. BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

Test Circuits




FIGURE 4. NONLINEARITY TEST CIRCUIT




FIGURE 5. POWER SUPPLY REJECTION TEST CIRCUIT





FIGURE 6. NOISE TEST CIRCUIT

Test Circuits (Continued)






FIGURE 7. OUTPUT CAPACITANCE TEST CIRCUIT

FIGURE 8. FEEDTHROUGH ERROR TEST CIRCUIT




FIGURE 9. OUTPUT CURRENT SETTLING TIME TEST CIRCUIT




FIGURE 10. GENERAL DAC CIRCUIT WITH COMPENSATION CAPACITOR, CC

Dynamic Performance

The dynamic performance of the DAC, also depends on the output amplifier selection. For low speed or static applications, AC specifications of the amplifier are not very critical. For high-speed applications slew-rate, settling-time, openloop gain and gain/phase-margin specifications of the amplifier should be selected for the desired performance.


The output impedance of the AD7541 looking into I $_{OUT1}$ varies between $10k\Omega$ (R $_{FEEDBACK}$ alone) and $5k\Omega$ (R $_{FEEDBACK}$ in parallel with the ladder resistance).

Similarly the output capacitance varies between the minimum and the maximum values depending on the input code. These variations necessitate the use of compensation capacitors, when high speed amplifiers are used.

A capacitor in parallel with the feedback resistor (as shown in Figure 10) provides the necessary phase compensation to critically damp the output.

A small capacitor connected to the compensation pin of the amplifier may be required for unstable situations causing oscillations. Careful PC board layout, minimizing parasitic capacitances, is also vital.

Dual-In-Line Plastic Packages (PDIP)



NOTES:

- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions.
 Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and e_A are measured with the leads constrained to be perpendicular to datum -C-.
- 7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
- 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E18.3 (JEDEC MS-001-BC ISSUE D)
18 LEAD DUAL-IN-LINE PLASTIC PACKAGE

| TO EEAD BOAL IN LINE! EAGIIG! AGINGE | | | | | | | |
|--------------------------------------|--------|-------|----------|-------|-------|--|--|
| | INCHES | | MILLIM | | | | |
| SYMBOL | MIN | MAX | MIN | MAX | NOTES | | |
| Α | - | 0.210 | - | 5.33 | 4 | | |
| A1 | 0.015 | - | 0.39 | - | 4 | | |
| A2 | 0.115 | 0.195 | 2.93 | 4.95 | - | | |
| В | 0.014 | 0.022 | 0.356 | 0.558 | - | | |
| B1 | 0.045 | 0.070 | 1.15 | 1.77 | 8, 10 | | |
| С | 0.008 | 0.014 | 0.204 | 0.355 | - | | |
| D | 0.845 | 0.880 | 21.47 | 22.35 | 5 | | |
| D1 | 0.005 | - | 0.13 | - | 5 | | |
| E | 0.300 | 0.325 | 7.62 | 8.25 | 6 | | |
| E1 | 0.240 | 0.280 | 6.10 | 7.11 | 5 | | |
| е | 0.100 | BSC | 2.54 BSC | | - | | |
| e _A | 0.300 | BSC | 7.62 BSC | | 6 | | |
| eB | - | 0.430 | - | 10.92 | 7 | | |
| L | 0.115 | 0.150 | 2.93 | 3.81 | 4 | | |
| N | 1 | 8 | 1 | 9 | | | |
| | | | | | | | |

Rev. 0 12/93

© Copyright Intersil Americas LLC 2002. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

