











UCC21520

SLUSCJ9A - JUNE 2016 - REVISED JUNE 2016

# UCC21520 4-A, 6-A, 5.7-kV<sub>RMS</sub> Isolated Dual-Channel Gate Driver

#### 1 Features

- Universal: Dual Low-Side, Dual High-Side or Half-Bridge Driver
- Operating Temperature Range –40 to +125°C
- Switching Parameters:
  - 19-ns Typical Propagation Delay
  - 10-ns Minimum Pulse Width
  - 5-ns Maximum Delay Matching
  - 5-ns Maximum Pulse-Width Distortion
- Common-Mode Transient Immunity (CMTI) Greater than 100 V/ns
- Surge Immunity up to 12.8 kV
- Isolation Barrier Life >40 Years
- 4-A Peak Source, 6-A Peak Sink Output
- TTL and CMOS Compatible Inputs
- 3-V to 18-V Input VCCI Range to Interface with Both Digital and Analog Controllers
- Up to 25-V VDD Output Drive Supply
  - 5-V, 8-V, 12-V VDD UVLO Options
- Programmable Overlap and Dead Time
- Rejects Input Pulses and Noise Transients Shorter than 5 ns
- Fast Disable for Power Sequencing
- Industry Standard Wide Body SOIC-16 (DW) Package
- Safety-Related and Regulatory Approvals:
  - 8000-V<sub>PK</sub> Isolation per DIN V VDE V 0884-10 (VDE V0884-10):2006-12 (Planned)
  - 5700-V<sub>RMS</sub> Isolation for 1 Minute per UL 1577
  - CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 60601-1 End Equipment Standards (Planned)
  - CQC Certification per GB4943.1-2011 (Planned)

### 2 Applications

- Isolated Converters in Offline AC-to-DC Power Supplies
- Server, Telecom, IT and Industrial Infrastructures
- Motor Drive and DC-to-AC Solar Inverters
- LED Lighting
- Inductive Heating
- Uninterruptible Power Supply (UPS)
- HEV and BEV Battery Chargers

### 3 Description

The UCC21520 is an isolated dual-channel gate driver with 4-A source and 6-A sink peak current. It is designed to drive power MOSFETs, IGBTs, and SiC MOSFETs up to 5-MHz with best-in-class propagation delay and pulse-width distortion.

The input side is isolated from the two output drivers by a 5.7-kV<sub>RMS</sub> reinforced isolation barrier, with a minimum of 100-V/ns common-mode transient immunity (CMTI). Internal functional isolation between the two secondary-side drivers allows a working voltage of up to 1500  $\rm V_{\rm DC}$ .

This driver can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver with programmable dead time (DT). A disable pin shuts down both outputs simultaneously when it is set high, and allows normal operation when left open or grounded. As a fail-safe measure, primary-side logic failures force both outputs low.

The device accepts VDD supply voltages up to 25 V. A wide input VCCI range from 3 V to 18 V makes the driver suitable for interfacing with both analog and digital controllers. All the supply voltage pins have under voltage lock-out (UVLO) protection.


With all these advanced features, the UCC21520 enables high efficiency, high power density, and robustness in a wide variety of power applications.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
UCC21520	DW SOIC (16)	10.30 mm × 7.50 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Functional Block Diagram**





# **Table of Contents**


	Frature		7.5 CMTI Tooting	40
1	Features 1		7.5 CMTI Testing	
2	Applications 1	8	Detailed Description	
3	Description 1		8.1 Overview	. 17
4	Revision History2		8.2 Functional Block Diagram	17
5	Pin Configuration and Functions3		8.3 Feature Description	18
6	Specifications4		8.4 Device Functional Modes	22
•	6.1 Absolute Maximum Ratings 4	9	Application and Implementation	. 24
	6.2 ESD Ratings		9.1 Application Information	. 24
			9.2 Typical Application	24
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	
		11	Layout	
	6.5 Power Ratings	• •	11.1 Layout Guidelines	
	6.6 Insulation Specifications		11.2 Layout Example	
	6.7 Safety-Related Certifications	40	•	
	6.8 Safety-Limiting Values 7	12	Device and Documentation Support	
	6.9 Electrical Characteristics8		12.1 Documentation Support	
	6.10 Switching Characteristics9		12.2 Certifications	. 39
	6.11 Insulation Characteristics Curves 10		12.3 Receiving Notification of Documentation Updates	s 39
	6.12 Typical Characteristics 11		12.4 Community Resources	39
7	Parameter Measurement Information 15		12.5 Trademarks	39
	7.1 Propagation Delay and Pulse Width Distortion 15		12.6 Electrostatic Discharge Caution	39
	7.2 Rising and Falling Time		12.7 Glossary	. 39
	7.3 Input and Disable Response Time	13	Mechanical, Packaging, and Orderable	
	7.4 Programable Dead Time		Information	. 39

# 4 Revision History

DATE	REVISION	NOTES	
June 2016	A	Initial Release.	



# 5 Pin Configuration and Functions



#### **Pin Functions**

Р	IN	VO <sup>(1)</sup>	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
DISABLE	5	I	Disables both driver outputs if asserted high, enables if set low or left open. This pin is pulled low internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity.		
			Programmable dead time function.		
DT	6	I	Tying DT to VCCI allows the outputs to overlap. Leaving DT open sets the dead time to <15 ns. Placing a $500-\Omega$ to $500-k\Omega$ resistor (R <sub>DT</sub> ) between DT and GND adjusts dead time according to:		
			DT (in ns) = 10 x R <sub>DT</sub> (in k $\Omega$ ).		
GND	4	Р	Primary-side ground reference. All signals in the primary side are referenced to this ground.		
INA	1	I	Input signal for A channel. INA input has a TTL/CMOS compatible input threshold. This pin is pulled low internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity.		
INB	2	I	Input signal for B channel. INB input has a TTL/CMOS compatible input threshold. This pulled low internally if left open. It is recommended to tie this pin to ground if not used achieve better noise immunity.		
NC	7	_	No connection.		
NC	12	_	No connection.		
NC	13	_	No connection.		
OUTA	15	0	Output of driver A. Connect to the gate of the A channel FET or IGBT.		
OUTB	10	0	Output of driver B. Connect to the gate of the B channel FET or IGBT.		
VCCI	3	Р	Primary-side supply voltage. Locally decoupled to GND using a low ESR/ESL capacitor located as close to the device as possible.		
VCCI	8	Р	Primary-side supply voltage. This pin is internally shorted to pin 3.		
VDDA	16	Р	Secondary-side power for driver A. Locally decoupled to VSSA using a low ESR/ESL capacitor located as close to the device as possible.		
VDDB	11	Р	Secondary-side power for driver B. Locally decoupled to VSSB using low ESR/ESL capacitor located as close to the device as possible.		
VSSA	14	Р	Ground for secondary-side driver A. Ground reference for secondary side A channel.		
VSSB	9	Р	Ground for secondary-side driver B. Ground reference for secondary side B channel.		

<sup>(1)</sup> P = Power, G = Ground, I = Input, O = Output



### 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input bias pin supply voltage	VCCI to GND	-0.3	20	V
Driver bias supply	VDDA-VSSA, VDDB-VSSB	-0.3	30	V
Output simply voltage	OUTA to VSSA, OUTB to VSSB	-0.3	V <sub>VDDA</sub> +0.3, V <sub>VDDB</sub> +0.3	V
Output signal voltage	OUTA to VSSA, OUTB to VSSB, Transient for 200 ns	-2	V <sub>VDDA</sub> +0.3, V <sub>VDDB</sub> +0.3	V
legat signal valtage	INA, INB, DIS, DT to GND	-0.3	V <sub>VCCI</sub>	V
Input signal voltage	INA, INB Transient for 50ns	-5	V <sub>VCCI</sub>	V
Channel to channel voltage	VSSA-VSSB, VSSB-VSSA		1500	V
Junction temperature, T <sub>J</sub> <sup>(2)</sup>	•	-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
VCCI	VCCI Input supply voltage		3	18	V
		5-V UVLO version	6.5	25	V
VDDA, VDDB	Driver output bias supply  8-V UVLO version  12-V UVLO version	8-V UVLO version	9.2	25	V
VDDB		14.7	25	V	
T <sub>A</sub>	Ambient Temperature		-40	125	°C
TJ	Junction Temperature	Junction Temperature		130	°C

<sup>(2)</sup> To maintain the recommended operating conditions for  $T_J$ , see the Thermal Information.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	UCC21520	LINUT
	THERMAL METRIC"	DW-16 (SOIC)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	78.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	11.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	48.4	°C/W
ΨJТ	Junction-to-top characterization parameter	12.5	°C/W
V.IB	Junction-to-board characterization parameter	48.4	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 6.5 Power Ratings

			VALUE	UNIT
$P_D$	Power dissipation by UCC21520		1.05	W
$P_{DI}$	Power dissipation by transmitter side of UCC21520	VCCI = 18 V, VDDA/B = 12 V, INA/B = 3.3 V, 3 MHz 50% duty cycle square wave 1-nF	0.05	W
$P_{DA}, P_{DB}$	Power dissipation by each driver side of UCC21520	load	0.5	W



### 6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
CLR	External clearance (1)	Shortest terminal to terminal distance through air	> 8	mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal to terminal distance across the package surface	> 8	mm
DTI	Distance through insulation	Distance through internal isolation (internal clearance)	>21	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	
	IEC 60664-1	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-111	
DIN V VDE	0884-10 (VDE V 0884-10): 2006-	2012 <sup>(2)</sup>		
$V_{IORM}$	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	$V_{PK}$
\	Maximum isolation working	Time dependent dielectric breakdown (TDDB) test, (See	1500	$V_{RMS}$
$V_{IOWM}$	voltage	Figure 1)	2121	$V_{DC}$
$V_{IOTM}$	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> t = 60 sec (qualification) t = 1 sec (100% production)	8000	$V_{PK}$
V <sub>IOSM</sub>	Maximum surge isolation voltage (3)	Test method per IEC 60065, 1.2/50 $\mu$ s waveform, V <sub>TEST</sub> = 1.6 $\times$ V <sub>IOSM</sub> = 12800 V <sub>PK</sub> (qualification)	8000	$V_{PK}$
	Apparent charge <sup>(4)</sup>	Method a, After Input/Output safety test subgroup 2/3. $V_{ini} = V_{IOTM}$ , $t_{ini} = 60s$ ; $V_{pd(m)} = 1.2 \text{ X } V_{IORM} = 2545 \text{ V}_{PK}$ , $t_m = 10s$	<5	
q <sub>pd</sub>		Method a, After environmental tests subgroup 1. $V_{ini} = V_{IOTM}$ , $t_{ini} = 60s$ ; $V_{pd(m)} = 1.6 \text{ X } V_{IORM} = 3394 \text{ V}_{PK}$ , $t_m = 10s$	<5	рС
		Method b1; At routine test (100% production) and preconditioning (type test) $V_{ini} = V_{IOTM}; t_{ini} = 1s; \\ V_{pd(m)} = 1.875 * V_{IORM} = 3977 \ V_{PK} \ , t_m = 1s$	<b>&lt;</b> 5	
C <sub>IO</sub>	Barrier capacitance, input to output (5)	$V_{IO} = 0.4 \sin (2\pi ft), f = 1 \text{ MHz}$	1.2	pF
		V <sub>IO</sub> = 500 V at T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	
R <sub>IO</sub>	Isolation resistance, input to output	V <sub>IO</sub> = 500 V at 100°C ≤ T <sub>A</sub> ≤ 125°C	> 10 <sup>11</sup>	Ω
	στιρατ	V <sub>IO</sub> = 500 V at T <sub>S</sub> =150°C	> 10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577	<u> </u>	,		
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 5700 V_{RMS}$ , t = 60 sec. (qualification), $V_{TEST} = 1.2 \times V_{ISO} = 6840 V_{RMS}$ , t = 1 sec (100% production)	5700	$V_{RMS}$

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

<sup>(2)</sup> This coupler is suitable for basic electrical insulation only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

<sup>(3)</sup> Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

<sup>(4)</sup> Apparent charge is electrical discharge caused by a partial discharge (pd).

<sup>(5)</sup> All pins on each side of the barrier tied together creating a two-terminal device.



### 6.7 Safety-Related Certifications

VDE	CSA	UL	cqc
Certified according to DIN VDE V 0884-10 (VDE V 0884-10):2006- 12 and DIN EN 60950-1 (VDE 0805 Teil 1):2011- 01	Approved under CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 60601-1	Certified according to UL 1577 Component Recognition Program	Certified according to GB 4943.1- 2011
Reinforced Insulation Maximum Transient Isolation voltage, 8000 V <sub>PK</sub> ; Maximum Repetitive Peak Isolation Voltage, 2121 V <sub>PK</sub> ; Maximum Surge Isolation Voltage, 8000 V <sub>PK</sub>	Reinforced insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed.	Single protection, 5700 V <sub>RMS</sub>	Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate
Agency Qualification Planned	Agency Qualification Planned	File number: E181974	Agency Qualification Planned

### 6.8 Safety-Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	SIDE	MIN	TYP	MAX	UNIT
I <sub>S</sub>	Safety output supply current	$R_{\theta JA} = 78.1^{\circ}\text{C/W}$ , VDDA/B = 12 V, $T_A = 25^{\circ}\text{C}$ , $T_J = 150^{\circ}\text{C}$ See Figure 2	DRIVER A, DRIVER B			64	mA
	Current	R <sub>0,JA</sub> = 78.1°C/W, VDDA/B = 25 V, T <sub>A</sub> = 25°C, T <sub>J</sub> = 150°C	DRIVER A, DRIVER B			31	mA
			INPUT			50	
D	0-1-1	$R_{\theta JA} = 78.1^{\circ}C/W, T_A = 25^{\circ}C, T_J = 150^{\circ}C$	DRIVER A			775	mW
P <sub>S</sub>	Safety supply power	See Figure 3	DRIVER B			775	IIIVV
			TOTAL			1600	
$T_S$	Safety temperature					150	°C

The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a High-K test board for leaded surface mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.



### 6.9 Electrical Characteristics

 $V_{VCCI}$  = 3.3 V or 5 V, 0.1- $\mu$ F capacitor from VCCI to GND,  $V_{VDDA}$  =  $V_{VDDB}$  = 12 V, 1- $\mu$ F capacitor from VDDA and VDDB to VSSA and VSSB,  $T_A$  = -40°C to +125°C, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CUR	RENTS					
I <sub>VCCI</sub>	VCCI quiescent current	V <sub>INA</sub> = 0 V, V <sub>INB</sub> = 0 V		1.5	2.0	mA
I <sub>VDDA</sub> , I <sub>VDDB</sub>	VDDA and VDDB quiescent current	$V_{INA} = 0 V, V_{INB} = 0 V$		1.0	1.8	mA
I <sub>VCCI</sub>	VCCI operating current	(f = 500 kHz) current per channel, $C_{OUT} = 100 \text{ pF}$		2.0		mA
I <sub>VDDA</sub> , I <sub>VDDB</sub>	VDDA and VDDB operating current	(f = 500 kHz) current per channel, $C_{OUT} = 100 \text{ pF}$		2.5		mA
SUPPLY VOL	TAGE UNDERVOLTAGE THRESHOL	DS				
V <sub>VCCI_ON</sub>	Rising threshold		2.55	2.7	2.85	V
V <sub>VCCI_OFF</sub>	Falling threshold VCCI_OFF		2.35	2.5	2.65	V
V <sub>VCCI_HYS</sub>	Threshold hysteresis			0.2		V
5-V UVLO VE	RSION					
V <sub>VDDA_ON</sub> , V <sub>VDDB_ON</sub>	Rising threshold VDDA_ON, VDDB_ON		5.2	5.8	6.3	V
V <sub>VDDA_OFF</sub> , V <sub>VDDB_OFF</sub>	Falling threshold VDDA_OFF, VDDB_OFF		4.9	5.5	6	V
V <sub>VDDA_HYS</sub> , V <sub>VDDB_HYS</sub>	Threshold hysteresis			0.3		V
8-V UVLO VE	RSION					
V <sub>VDDA_ON</sub> , V <sub>VDDB_ON</sub>	Rising threshold VDDA_ON, VDDB_ON		8	8.5	9	V
V <sub>VDDA_OFF</sub> , V <sub>VDDB_OFF</sub>	Falling threshold VDDA_OFF, VDDB_OFF		7.5	8	8.5	V
V <sub>VDDA_HYS</sub> , V <sub>VDDB_HYS</sub>	Threshold hysteresis			0.5		V
12-V UVLO V	ERSION					
V <sub>VDDA_ON</sub> , V <sub>VDDB_ON</sub>	Rising threshold VDDA_ON, VDDB_ON		12.5	13.5	14.5	V
V <sub>VDDA_OFF</sub> , V <sub>VDDB_OFF</sub>	Falling threshold VDDA_OFF, VDDB_OFF		11.5	12.5	13.5	V
V <sub>VDDA_HYS</sub> , V <sub>VDDB_HYS</sub>	Threshold hysteresis			1.0		V
INA, INB AND	DISABLE				<u>'</u>	
V <sub>INAH</sub> , V <sub>INBH</sub> , V <sub>DISH</sub>	Input high voltage		1.6	1.8	2	V
V <sub>INAL</sub> , V <sub>INBL</sub> , V <sub>DISL</sub>	Input low voltage		0.8	1	1.2	V
V <sub>INA_HYS</sub> , V <sub>INB_HYS</sub> , V <sub>DIS_HYS</sub>	Input hysteresis			0.8		V
$V_{INA}$ , $V_{INB}$	Negative transient, ref to GND, 50 ns pulse	Not production tested, bench test only	<b>-</b> 5			V



### **Electrical Characteristics (continued)**

 $V_{VCCI} = 3.3 \text{ V or 5 V, 0.1-}\mu\text{F capacitor from VCCI to GND, } \\ V_{VDDA} = V_{VDDB} = 12 \text{ V, 1-}\mu\text{F capacitor from VDDA and VDDB to VSSA and VSSB, } \\ T_A = -40^{\circ}\text{C to +125°C, (unless otherwise noted)} \\$ 


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT						
I <sub>OA+</sub> , I <sub>OB+</sub>	Peak output source current	$C_{VDD}$ = 10 $\mu$ F, $C_{LOAD}$ = 0.18 $\mu$ F, f = 1 kHz, bench measurement		4		Α
I <sub>OA-</sub> , I <sub>OB-</sub>	Peak output sink current	$C_{VDD}$ = 10 $\mu$ F, $C_{LOAD}$ = 0.18 $\mu$ F, f = 1 kHz, bench measurement		6		Α
R <sub>OHA</sub> , R <sub>OHB</sub>	Output resistance at high state	$I_{OUT} = -10$ mA, $T_A = 25^{\circ}$ C, $R_{OHA}$ , $R_{OHB}$ do not represent drive pullup performance. See $t_{RISE}$ in Switching Characteristics and Output Stage for details.		5		Ω
R <sub>OLA</sub> , R <sub>OLB</sub>	Output resistance at low state	I <sub>OUT</sub> = 10 mA, T <sub>A</sub> = 25°C		0.55		Ω
V <sub>OHA</sub> , V <sub>OHB</sub>	Output voltage at high state	$V_{VDDA}$ , $V_{VDDB}$ = 12 V, $I_{OUT}$ = -10 mA, $T_A$ = 25°C		11.95		V
V <sub>OLA</sub> , V <sub>OLB</sub>	Output voltage at low state	V <sub>VDDA</sub> , V <sub>VDDB</sub> = 12 V, I <sub>OUT</sub> = 10 mA, T <sub>A</sub> = 25°C		5.5		mV
DEADTIME A	AND OVERLAP PROGRAMMING					
		Pull DT pin to VCCI	Overlap de	termined by IN	IA INB	-
Dead time		DT pin is left open, min spec characterized only, tested for outliers	0	8	15	ns
		$R_{DT} = 20 \text{ k}\Omega$	160	200	240	ns

### 6.10 Switching Characteristics

 $V_{VCCI}$  = 3.3 V or 5 V, 0.1- $\mu$ F capacitor from VCCI to GND,  $V_{VDDA}$  =  $V_{VDDB}$  = 12 V, 1- $\mu$ F capacitor from VDDA and VDDB to VSSA and VSSB,  $T_A$  = -40°C to +125°C, (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>RISE</sub>	Output rise time, 20% to 80% measured points	C <sub>OUT</sub> = 1.8 nF		6	16	ns
t <sub>FALL</sub>	Output fall time, 90% to 10% measured points	C <sub>OUT</sub> = 1.8 nF		7	12	ns
t <sub>PWmin</sub>	Minimum pulse width	Output off for less than minimum, $C_{OUT} = 0$ pF			20	ns
t <sub>PDHL</sub>	Propagation delay from INx to OUTx falling edges			19	30	ns
t <sub>PDLH</sub>	Propagation delay from INx to OUTx rising edges			19	30	ns
t <sub>PWD</sub>	Pulse width distortion  t <sub>PDLH</sub> - t <sub>PDHL</sub>				5	ns
t <sub>DM</sub>	Propagation delays matching between VOUTA, VOUTB	f = 100 kHz			5	ns
CMTI	Static common-mode transient immunity (See CMTI Testing)	Slew rate of GND versus VSSA and VSSB, INA and INB both are tied to GND or VCCI	100			V/ns

#### 6.11 Insulation Characteristics Curves






Figure 2. Thermal Derating Curve for Safety-Related
Limiting Current
(Current in Each Channel with Both Channels Running
Simultaneously)





Figure 3. Thermal Derating Curve for Safety-Related Limiting Power

Submit Documentation Feedback



### 6.12 Typical Characteristics

VDDA = VDDB= 12 V, VCCI = 3.3 V,  $T_A$  =  $25^{\circ}$ C, No load unless otherwise noted.




Copyright © 2016, Texas Instruments Incorporated

Submit Documentation Feedback



### **Typical Characteristics (continued)**

VDDA = VDDB= 12 V, VCCI = 3.3 V, T<sub>A</sub> = 25°C, No load unless otherwise noted.




Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



### **Typical Characteristics (continued)**

VDDA = VDDB= 12 V, VCCI = 3.3 V, T<sub>A</sub> = 25°C, No load unless otherwise noted.




Copyright © 2016, Texas Instruments Incorporated

Submit Documentation Feedback

# TEXAS INSTRUMENTS

### **Typical Characteristics (continued)**

VDDA = VDDB= 12 V, VCCI = 3.3 V, T<sub>A</sub> = 25°C, No load unless otherwise noted.





#### 7 Parameter Measurement Information

### 7.1 Propagation Delay and Pulse Width Distortion

Figure 26 shows how one calculates pulse width distortion ( $t_{PWD}$ ) and delay matching ( $t_{DM}$ ) from the propagation delays of channels A and B. It can be measured by ensuring that both inputs are in phase and disabling the dead time function by shorting the DT Pin to VCC.




Figure 26. Overlapping Inputs, Dead Time Disabled

### 7.2 Rising and Falling Time

Figure 27 shows the criteria for measuring rising  $(t_{RISE})$  and falling  $(t_{FALL})$  times. For more information on how short rising and falling times are achieved see Output Stage




Figure 27. Rising and Falling Time Criteria

#### 7.3 Input and Disable Response Time

Figure 28 shows the response time of the disable function. For more information, see Disable Pin .




Figure 28. Disable Pin Timing

### 7.4 Programable Dead Time

Leaving the DT pin open or tying it to GND through an appropriate resistor ( $R_{DT}$ ) sets a dead-time interval. For more details on dead time, refer to Programmable Dead Time (DT) Pin .




Figure 29. Dead-Time Switching Parameters

### 7.5 CMTI Testing

Figure 30 is a simplified diagram of the CMTI testing configuration.




Figure 30. Simplified CMTI Testing Setup

Submit Documentation Feedback

Product Folder Links: UCC21520




### 8 Detailed Description

#### 8.1 Overview

In order to switch power transistors rapidly and reduce switching power losses, high-current gate drivers are often placed between the output of control devices and the gates of power transistors. There are several instances where controllers are not capable of delivering sufficient current to drive the gates of power transistors. This is especially the case with digital controllers, since the input signal from the digital controller is often a 3.3-V logic signal capable of only delivering a few mA.

The UCC21520 is a flexible dual gate driver which can be configured to fit a variety of power supply and motor drive topologies, as well as drive several types of transistors, including SiC MOSFETs. UCC21520 has many features that allow it to integrate well with control circuitry and protect the gates it drives such as: resistor-programmable dead time (DT) control, a DISABLE pin, and under voltage lock out (UVLO) for both input and output voltages. The UCC25120 also holds its outputs low when the inputs are left open or when the input pulse is not wide enough. The driver inputs are CMOS and TTL compatible for interfacing to digital and analog power controllers alike. Each channel is controlled by its respective input pins (INA and INB), allowing full and independent control of each of the outputs.

### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

#### 8.3 Feature Description

#### 8.3.1 VDD, VCCI, and Under Voltage Lock Out (UVLO)

The UCC21520 has an internal under voltage lock out (UVLO) protection feature on the supply circuit blocks between the VDD and VSS pins for both outputs. When the VDD bias voltage is lower than  $V_{VDD\_OF}$  at device start-up or lower than  $V_{VDD\_OF}$  after start-up, the VDD UVLO feature holds the effected output low, regardless of the status of the input pins (INA and INB).

When the output stages of the driver are in an unbiased or UVLO condition, the driver outputs are held low by an active clamp circuit that limits the voltage rise on the driver outputs (Illustrated in Figure 31). In this condition, the upper PMOS is resistively held off by  $R_{\text{Hi-Z}}$  while the lower NMOS gate is tied to the driver output through  $R_{\text{CLAMP}}$ . In this configuration, the output is effectively clamped to the threshold voltage of the lower NMOS device, typically less than 1.5V, when no bias power is available.




Figure 31. Simplified Representation of Active Pull Down Feature

The VDD UVLO protection has a hysteresis feature ( $V_{VDD\_HYS}$ ). This hysteresis prevents chatter when there is ground noise from the power supply. Also this allows the device to accept small drops in bias voltage, which is bound to happen when the device starts switching and operating current consumption increases suddenly.

The input side of the UCC21520 also has an internal under voltage lock out (UVLO) protection feature. The device isn't active unless the voltage, VCCI, is going to exceed  $V_{VCCI\_ON}$  on start up. And a signal will cease to be delivered when that pin receives a voltage less than  $V_{VCCI\_OFF}$ . And, just like the UVLO for VDD, there is hystersis ( $V_{VCCI\_HYS}$ ) to ensure stable operation.



### **Feature Description (continued)**

All versions of the UCC21520 can withstand an absolute maximum of 30 V for VDD, and 20 V for VCCI.

Table 1. UCC21520 VCCI UVLO Feature Logic

CONDITION	INPUTS		OUT	PUTS
	INA	INB	OUTA	OUTB
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	Н	L	L	L
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	L	Н	L	L
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	Н	Н	L	L
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	L	L	L	L
VCCI-GND < V <sub>VCCI_OFF</sub> after device start up	Н	L	L	L
VCCI-GND < V <sub>VCCI_OFF</sub> after device start up	L	Н	L	L
VCCI-GND < V <sub>VCCI_OFF</sub> after device start up	Н	Н	L	L
VCCI-GND < V <sub>VCCI_OFF</sub> after device start up	L	L	L	L

Table 2. UCC21520 VDD UVLO Feature Logic

CONDITION	INI	PUTS	OUTPUTS			
	INA	INB	OUTA	OUTB		
VDD-VSS $< V_{VDD_ON}$ during device start up	Н	L	L	L		
VDD-VSS $< V_{VDD_ON}$ during device start up	L	Н	L	L		
VDD-VSS $< V_{VDD_ON}$ during device start up	Н	Н	L	L		
VDD-VSS < V <sub>VDD_ON</sub> during device start up	L	L	L	L		
VDD-VSS < V <sub>VDD_OFF</sub> after device start up	Н	L	L	L		
VDD-VSS < V <sub>VDD_OFF</sub> after device start up	L	Н	L	L		
VDD-VSS < V <sub>VDD_OFF</sub> after device start up	Н	Н	L	L		
VDD-VSS < V <sub>VDD_OFF</sub> after device start up	L	L	L	L		



#### 8.3.2 Input and Output Logic Table

Assume VCCI, VDDA, VDDB are powered up. See VDD, VCCI, and Under Voltage Lock Out (UVLO) for more information on UVLO operation modes.

Table 3. INPUT/OUTPUT Logic Table (1)

INP	UTS	DISABLE	OUTP	UTS	NOTE
INA	INB	DISABLE	OUTA	OUTB	NOTE
L	L	L or Left Open	L	L	
L	Н	L or Left Open	L	Н	If Dead Time function is used, output transitions occur after the dead time expires. See Programmable Dead Time (DT) Pin
Н	L	L or Left Open	Н	L	adda time expires. See 1 regiammable Boad Time (B1) 1 iii
Н	Н	L or Left Open	L	L	DT is left open or programmed with R <sub>DT</sub>
Н	Н	L or Left Open	Н	Н	DT pin pulled to VCCI
Left Open	Left Open	L or Left Open	L	L	-
Х	X	Н	L	L	-

<sup>(1) &</sup>quot;X" means L, H or left open.

### 8.3.3 Input Stage

The input pins (INA, INB, and DIS) of UCC21520 are based on a TTL and CMOS compatible input-threshold logic that is totally isolated from the VDD supply voltage. The input pins are easy to drive with logic-level control signals (Such as those from 3.3-V micro-controllers), since UCC21520 has a typical high threshold ( $V_{INAH}$ ) of 1.8 V and a typical low threshold of 1 V, which vary little with temperature (see Figure 21,Figure 22). A wide hysterisis ( $V_{INA_HYS}$ ) of 0.8 V makes for good noise immunity and stable operation. If any of the inputs are ever left open, internal pull-down resistors force the pin low. These resistors are typically 200 k $\Omega$  (See Functional Block Diagram). However, it is still recommended to ground an input if it is not being used.

Since the input side of UCC21520 is isolated from the output drivers, the input signal amplitude can be larger or smaller than VDD, provided that it doesn't exceed the recommended limit. This allows greater flexibility when integrating with control signal sources, and allows the user to choose the most efficient VDD for their chosen gate. That said, the amplitude of any signal applied to INA or INB must *never* be at a voltage higher than VCCI.



#### 8.3.4 Output Stage

The UCC21520's output stages features a pull-up structure which delivers the highest peak-source current when it is most needed, during the Miller plateau region of the power-switch turn on transition (when the power switch drain or collector voltage experiences dV/dt). The output stage pull-up structure features a P-channel MOSFET and an additional *Pull-Up* N-channel MOSFET in parallel. The function of the N-channel MOSFET is to provide a brief boost in the peak-sourcing current, enabling fast turn on. This is accomplished by briefly turning on the N-channel MOSFET during a narrow instant when the output is changing states from low to high. The on-resistance of this N-channel MOSFET ( $R_{\rm NMOS}$ ) is approximately 1.47  $\Omega$  when activated.

The  $R_{OH}$  parameter is a DC measurement and it is representative of the on-resistance of the P-channel device only. This is because the *Pull-Up* N-channel device is held in the off state in DC condition and is turned on only for a brief instant when the output is changing states from low to high. Therefore the effective resistance of the UCC21520 pull-up stage during this brief turn-on phase is much lower than what is represented by the  $R_{OH}$  parameter. Therefore, the value of  $R_{OH}$  belies the fast nature of the UCC21520's turn-on time.

The pull-down structure in UCC21520 is simply composed of an N-channel MOSFET. The R<sub>OL</sub> parameter, which is also a DC measurement, is representative of the impedance of the pull-down state in the device. Both outputs of the UCC21520 are capable of delivering 4-A peak source and 6-A peak sink current pulses. The output voltage swings between VDD and VSS provides rail-to-rail operation, thanks to the MOS-out stage which delivers very low drop-out.




Figure 32. Output Stage

#### 8.3.5 Diode Structure in UCC21520

Figure 33 illustrates the multiple diodes involved in the ESD protection components of the UCC21520. This provides a pictorial representation of the absolute maximum rating for the device.




Figure 33. ESD Structure

#### 8.4 Device Functional Modes

#### 8.4.1 Disable Pin

Setting the DISABLE pin high shuts down both outputs simultaneously. Grounding (or left open) the DISABLE pin allows UCC21520 to operate normally. The DISABLE pin is quite responsive, as far as propagation delay and other switching parameters are concerned (See Figure 17). The DISABLE pin is only functional (and necessary) when VCCI stays above the UVLO threshold. It is recommended to tie this pin to ground if the DISABLE pin is not used to achieve better noise immunity.

#### 8.4.2 Programmable Dead Time (DT) Pin

UCC21520 allows the user to adjust dead time (DT) in the following ways:

### 8.4.2.1 Tying the DT Pin to VCC

Outputs completely match inputs, so no dead time is asserted. This allows outputs to overlap.



### **Device Functional Modes (continued)**

#### 8.4.2.2 DT Pin Left Open or Connected to a Programming Resistor between DT and GND Pins

If the DT pin is left open, the dead time duration ( $t_{DT}$ ) is set to <15 ns. One can program  $t_{DT}$  by placing a resistor,  $R_{DT}$ , between the DT pin and GND. The appropriate  $R_{DT}$  value can be determined from from Equation 1, where  $R_{DT}$  is in  $k\Omega$  and  $t_{DT}$  in ns:

$$t_{\rm DT} \approx 10 \times R_{\rm DT}$$
 (1)

An input signal's falling edge activates the programmed dead time for the other signal. The output signals' dead time is always set to the longer of either the driver's programmed dead time or the input signal's own dead time. If both inputs are high simultaneously, both outputs will immediately be set low. This feature is used to prevent shoot-through, and it doesn't affect the programmed dead time setting for normal operation. Various driver dead time logic operating conditions are illustrated and explained in Figure 34:




Figure 34. Input and Output Logic Relationship With Input Signals

**Condition A:** INB goes low, INA goes high. INB sets OUTB low immediately and assigns the programmed dead time to OUTA. OUTA is allowed to go high after the programmed dead time.

**Condition B:** INB goes high, INA goes low. Now INA sets OUTA low immediately and assigns the programmed dead time to OUTB. OUTB is allowed to go high after the programmed dead time.

**Condition C:** INB goes low, INA is still low. INB sets OUTB low immediately and assigns the programmed dead time for OUTA. In this case, the input signal's *own* dead time is longer than the programmed dead time. Thus, when INA goes high, it immediately sets OUTA high.

**Condition D:** INA goes low, INB is still low. INA sets OUTA low immediately and assigns the programmed dead time to OUTB. INB's *own* dead time is longer than the programmed dead time. Thus, when INB goes high, it immediately sets OUTB high.

**Condition E:** INA goes high, while INB and OUTB are still high. To avoid overshoot, INA immediately pulls OUTB low and keeps OUTA low. After some time OUTB goes low and assigns the programmed dead time to OUTA. OUTB is already low. After the programmed dead time, OUTA is allowed to go high.

**Condition F:** INB goes high, while INA and OUTA are still high. To avoid overshoot, INB immediately pulls OUTA low and keeps OUTB low. After some time OUTA goes low and assigns the programmed dead time to OUTB. OUTA is already low. After the programmed dead time, OUTB is allowed to go high.



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The UCC21520 effectively combines both isolation and buffer-drive functions. The flexible, universal capability of the UCC21520 (with up to 18-V VCCI and 25-V VDDA/VDDB) allows the device to be used as a low-side, high-side, high-side/low-side or half-bridge driver for MOSFETs, IGBTs or SiC MOSFETs. With integrated components, advanced protection features (UVLO, dead time, and disable) and optimized switching performance; the UCC21520 enables designers to build smaller, more robust designs for enterprise, telecom, automotive, and industrial applications with a faster time to market.

### 9.2 Typical Application

The circuit in Figure 35 shows a reference design with UCC21520 driving a typical half-bridge configuration which could be used in several popular power converter topologies such as synchronous buck, synchronous boost, half-bridge/full bridge isolated topologies, and 3-phase motor drive applications.




Figure 35. Typical Application Schematic



### **Typical Application (continued)**

#### 9.2.1 Design Requirements

Table 4 lists reference design parameters for the example application: UCC21520 driving 1200-V SiC-MOSFETs in a high side-low side configuration.

**PARAMETER VALUE** UNITS Power transistor C2M0080120D ٧ VCC 5.0 VDD 20 V Input signal amplitude 3.3 ٧ Switching frequency (f<sub>s</sub>) 100 kHz DC link voltage 800 ٧

Table 4. UCC21520 Design Requirements

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Designing INA/INB Input Filter

It is recommended that users avoid shaping the signals to the gate driver in an attempt to slow down (or delay) the signal at the output. However, a small input  $R_{IN}$ - $C_{IN}$  filter can be used to filter out the ringing introduced by non-ideal layout or long PCB traces.

Such a filter should use an  $R_{IN}$  in the range of 0  $\Omega$  to100  $\Omega$  and a  $C_{IN}$  between 10 pF and 100 pF. In the example, an  $R_{IN}$  = 51  $\Omega$  and a  $C_{IN}$  = 33 pF are selected, with a corner frequency of approximately 100 MHz.

When selecting these components, it is important to pay attention to the trade-off between good noise immunity and propagation delay.

#### 9.2.2.2 Select External Bootstrap Diode and its Series Resistor

The bootstrap capacitor is charged by VDD through an external bootstrap diode every cycle when the low side transistor turns on. Charging the capacitor involves high-peak currents, and therefore transient power dissipation in the bootstrap diode may be significant. Conduction loss also depends on the diode's forward voltage drop. Both the diode conduction losses and reverse recovery losses contribute to the total losses in the gate driver circuit.

When selecting external bootstrap diodes, it is recommended that one chose high voltage, fast recovery diodes or SiC Schottky diodes with a low forward voltage drop and low junction capacitance in order to minimize the loss introduced by reverse recovery and related grounding noise bouncing. In the example, the DC-link voltage is 800  $V_{DC}$ . The voltage rating of the bootstrap diode should be higher than the DC-link voltage with a good margin. Therefore, a 1200-V SiC diode, C4D02120E, is chosen in this example.

A bootstrap resistor,  $R_{BOOT}$ , is used to reduce the inrush current in  $D_{BOOT}$  and limit the ramp up slew rate of voltage of VDDA-VSSA during each switching cycle, especially when the VSSA(SW) pin has an excessive negative transient voltage. The recommended value for  $R_{BOOT}$  is between 1  $\Omega$  and 20  $\Omega$  depending on the diode used. In the example, a current limiting resistor of 2.2  $\Omega$  is selected to limit the inrush current of bootstrap diode. The estimated worst case peak current through  $D_{Boot}$  is,

$$I_{DBoot(pk)} = \frac{V_{DD} - V_{BDF}}{R_{Boot}} = \frac{20V - 2.5V}{2.2\Omega} \approx 8A$$

where

V<sub>BDF</sub> is the estimated bootstrap diode forward voltage drop at 8 A.

(2)



#### 9.2.2.3 Gate Driver Output Resistor

The external gate driver resistors, R<sub>ON</sub>/R<sub>OFF</sub>, are used to:

- 1. Limit ringing caused by parasitic inductances/capacitances.
- 2. Limit ringing caused by high voltage/current switching dv/dt, di/dt, and body-diode reverse recovery.
- 3. Fine-tune gate drive strength, i.e. peak sink and source current to optimize the switching loss.
- 4. Reduce electromagnetic interference (EMI).

As mentioned in Output Stage, the UCC21520 has a pull-up structure with a P-channel MOSFET and an additional *pull-up* N-channel MOSFET in parallel. The combined peak source current is 4 A. Therefore, the peak source current can be predicted with:

$$I_{OA+} = min \left( 4A, \frac{V_{DD} - V_{BDF}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET\_Int}} \right)$$

$$I_{OB+} = min \left( 4A, \frac{V_{DD}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET\_Int}} \right)$$
(3)

where

- R<sub>ON</sub>: External turn-on resistance.
- R<sub>GFET INT</sub>: Power transistor internal gate resistance, found in the power transistor datasheet.
- I<sub>O+</sub> = Peak source current The minimum value between 4 A, the gate driver peak source current, and the
  calculated value based on the gate drive loop resistance.

In this example:

$$I_{OA+} = \frac{V_{DD} - V_{BDF}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET\_Int}} = \frac{20V - 0.8V}{1.47\Omega || 5\Omega + 2.2\Omega + 4.6\Omega} \approx 2.4A$$

$$I_{OB+} = \frac{V_{DD}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET\_Int}} = \frac{20V}{1.47\Omega || 5\Omega + 2.2\Omega + 4.6\Omega} \approx 2.5A$$
(6)

Therefore, the high-side and low-side peak source current is 2.4 A and 2.5 A respectively. Similarly, the peak sink current can be calculated with:

$$I_{OA-} = min \left( 6A, \frac{V_{DD} - V_{BDF} - V_{GDF}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET\_Int}} \right)$$

$$I_{OB-} = min \left( 6A, \frac{V_{DD} - V_{GDF}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET\_Int}} \right)$$
(7)

where

- R<sub>OFF</sub>: External turn-off resistance;
- V<sub>GDF</sub>: The anti-parallel diode forward voltage drop which is in series with R<sub>OFF</sub>. The diode in this example is an MSS1P4.
- I<sub>O</sub>: Peak sink current the minimum value between 6 A, the gate driver peak sink current, and the calculated value based on the gate drive loop resistance.

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



In this example,

$$I_{OA-} = \frac{V_{DD} - V_{BDF} - V_{GDF}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET\_Int}} = \frac{20V - 0.8V - 0.75V}{0.55\Omega + 0\Omega + 4.6\Omega} \approx 3.6A$$
(9)

$$I_{OB-=} \frac{V_{DD} - V_{GDF}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET\_Int}} = \frac{20V - 0.75V}{0.55\Omega + 0\Omega + 4.6\Omega} \approx 3.7A$$
(10)

Therefore, the high-side and low-side peak sink current is 3.6 A and 3.7 A respectively.

Importantly, the estimated peak current is also influenced by PCB layout and load capacitance. Parasitic inductance in the gate driver loop can slow down the peak gate driver current and introduce overshoot and undershoot. Therefore, it is strongly recommended that the gate driver loop should be minimized. On the other hand, the peak source/sink current is dominated by loop parasitics when the load capacitance ( $C_{ISS}$ ) of the power transistor is very small (typically less than 1 nF), because the rising and falling time is too small and close to the parasitic ringing period.

#### 9.2.2.4 Estimate Gate Driver Power Loss

The total loss,  $P_G$ , in the gate driver subsystem includes the power losses of the UCC21520 ( $P_{GD}$ ) and the power losses in the peripheral circuitry, such as the external gate drive resistor. Bootstrap diode loss is not included in  $P_G$  and not discussed in this section.

P<sub>GD</sub> is the key power loss which determines the thermal safety-related limits of the UCC21520, and it can be estimated by calculating losses from several components.

The first component is the static power loss,  $P_{GDQ}$ , which includes quiescent power loss on the driver as well as driver self-power consumption when operating with a certain switching frequency.  $P_{GDQ}$  is measured on the bench with no load connected to OUTA and OUTB at a given VCCI, VDDA/VDDB, switching frequency and ambient temperature. Figure 4 shows the per output channel current consumption vs. operating frequency with no load. In this example,  $V_{VCCI} = 5$  V and  $V_{VDD} = 20$  V. The current on each power supply, with INA/INB switching from 0 V to 3.3 V at 100 kHz is measured to be  $I_{VCCI} = 2.5$  mA, and  $I_{VDDA} = I_{VDDB} = 1.5$  mA. Therefore, the  $P_{GDQ}$  can be calculated with

$$P_{\text{GDQ}} = V_{\text{VCCI}} \times I_{\text{VCCI}} + V_{\text{VDDA}} \times I_{\text{DDA}} + V_{\text{VDDB}} \times I_{\text{DDB}} \approx 72 \text{mW}$$
(11)

The second component is switching operation loss,  $P_{GDO}$ , with a given load capacitance which the driver charges and discharges the load during each switching cycle. Total dynamic loss due to load switching,  $P_{GSW}$ , can be estimated with

$$P_{\text{GSW}} = 2 \times V_{\text{DD}} \times Q_{\text{G}} \times f_{\text{SW}}$$

where

Q<sub>G</sub> is the gate charge of the power transistor.

If a split rail is used to turn on and turn off, then VDD is going to be equal to difference between the positive rail to the negative rail.

So, for this example application:

$$P_{GSW} = 2 \times 20 \text{ V} \times 60 \text{nC} \times 100 \text{kHz} = 240 \text{mW}$$
(13)



 $Q_G$  represents the total gate charge of the power transistor switching 800 V at 20 A, and is subject to change with different testing conditions. The UCC21520 gate driver loss on the output stage,  $P_{GDO}$ , is part of  $P_{GSW}$ .  $P_{GDO}$  will be equal to  $P_{GSW}$  if the external gate driver resistances are zero, and all the gate driver loss is dissipated inside the UCC21520. If there are external turn-on and turn-off resistances, the total loss will be distributed between the gate driver pull-up/down resistances and external gate resistances. Importantly, the pull-up/down resistance is a linear and fixed resistance if the source/sink current is not saturated to 4 A/6 A, however, it will be non-linear if the source/sink current is saturated. Therefore,  $P_{GDO}$  is different in these two scenarios.

#### Case 1 - Linear Pull-Up/Down Resistor:

$$P_{\text{GDO}} = P_{\text{GSW}} \times \left( \frac{R_{\text{OH}} \| R_{\text{NMOS}}}{R_{\text{OH}} \| R_{\text{NMOS}} + R_{\text{ON}} + R_{\text{GFET\_Int}}} + \frac{R_{\text{OL}}}{R_{\text{OL}} + R_{\text{OFF}} \| R_{\text{ON}} + R_{\text{GFET\_Int}}} \right)$$
(14)

In this design example, all the predicted source/sink currents are less than 4 A/6 A, therefore, the UCC21520 gate driver loss can be estimated with:

$$P_{\text{GDO}} = 240 \text{mW} \times \left( \frac{5\Omega \parallel 1.47\Omega}{5\Omega \parallel 1.47\Omega + 2.2\Omega + 4.6\Omega} + \frac{0.55\Omega}{0.55\Omega + 0\Omega + 4.6\Omega} \right) \approx 60 \text{mW} \tag{15}$$

#### Case 2 - Nonlinear Pull-Up/Down Resistor:

$$P_{\text{GDO}} = 2 \times f_{\text{SW}} \times \left[ 4A \times \int\limits_{0}^{T_{R\_Sys}} \left( V_{\text{DD}} - V_{\text{OUTA/B}}\left(t\right) \right) dt + 6A \times \int\limits_{0}^{T_{F\_Sys}} V_{\text{OUTA/B}}\left(t\right) dt \right]$$

where

V<sub>OUTA/B</sub>(t) is the gate driver OUTA and OUTB pin voltage during the turn on and off transient, and it can be simplified that a constant current source (4 A at turn-on and 6 A at turn-off) is charging/discharging a load capacitor. Then, the V<sub>OUTA/B</sub>(t) waveform will be linear and the T<sub>R\_Sys</sub> and T<sub>F\_Sys</sub> can be easily predicted. (16)

For some scenarios, if only one of the pull-up or pull-down circuits is saturated and another one is not, the  $P_{GDO}$  will be a combination of Case 1 and Case 2, and the equations can be easily identified for the pull-up and pull-down based on the above discussion. Therefore, total gate driver loss dissipated in the gate driver UCC21520,  $P_{GD}$ , is:

$$\mathsf{P}_{\mathsf{GD}} = \mathsf{P}_{\mathsf{GDQ}} + \mathsf{P}_{\mathsf{GDO}} \tag{17}$$

which is equal to 127 mW in the design example.

#### 9.2.2.5 Estimating Junction Temperature

The junction temperature (T<sub>.l</sub>) of the UCC21520 can be estimated with:

$$T_J = T_C + R_{\theta JC} \times P_{GD}$$

where

T<sub>C</sub> is the UCC21520 case-top temperature measured with a thermocouple or some other instrument, R<sub>θJC</sub> is
the Junction-to-case-top thermal resistance from the Thermal Information table. Importantly, R<sub>θJA</sub>, the junction
to ambient thermal impedance provided in the Thermal Information table, is developed based on JEDEC
standard PCB board and it is subject to change when the PCB board layout is different. (18)



#### 9.2.2.6 Selecting VCCI, VDDA/B Capacitor

Bypass capacitors for VCCI, VDDA, and VDDB are essential for achieving reliable performance. It is recommended that one choose low ESR and low ESL surface-mount multi-layer ceramic capacitors (MLCC) with sufficient voltage ratings, temperature coefficients and capacitance tolerances. Importantly, DC bias on an MLCC will impact the actual capacitance value. For example, a 25-V,  $1-\mu F$  X7R capacitor is measured to be only 500 nF when a DC bias of 15  $V_{DC}$  is applied.

#### 9.2.2.6.1 Selecting a VCCI Capacitor

A bypass capacitor connected to VCCI supports the transient current needed for the primary logic and the total current consumption, which is only a few mA. Therefore, a 50-V MLCC with over 100 nF is recommended for this application. If the bias power supply output is a relatively long distance from the VCCI pin, a tantalum or electrolytic capacitor, with a value over 1  $\mu$ F, should be placed in parallel with the MLCC.

#### 9.2.2.6.2 Selecting a VDDA (Bootstrap) Capacitor

A VDDA capacitor, also referred to as a *bootstrap capacitor* in bootstrap power supply configurations, allows for gate drive current transients up to 6 A, and needs to maintain a stable gate drive voltage for the power transistor.

The total charge needed per switching cycle can be estimated with

$$Q_{\text{Total}} = Q_{\text{G}} + \frac{I_{\text{VDD}} @ 100 \text{kHz} \big( \text{No Load} \big)}{f_{\text{SW}}} = 60 \text{nC} + \frac{1.5 \text{mA}}{100 \text{kHz}} = 75 \text{nC}$$

where

- Q<sub>G</sub>: Gate charge of the power transistor.
- I<sub>VDD</sub>: The channel self-current consumption with no load at 100kHz.

Therefore, the absolute minimum C<sub>Boot</sub> requirement is:

$$C_{Boot} = \frac{Q_{Total}}{\Delta V_{VDDA}} = \frac{75nC}{0.5V} = 150nF$$

where

• 
$$\Delta V_{VDDA}$$
 is the voltage ripple at VDDA, which is 0.5 V in this example. (20)

In practice, the value of  $C_{Boot}$  is greater than the calculated value. This allows for the capacitance shift caused by the DC bias voltage and for situations where the power stage would otherwise skip pulses due to load transients. Therefore, it is recommended to include a safety-related margin in the  $C_{Boot}$  value and place it as close to the VDD and VSS pins as possible. A 50-V 1- $\mu$ F capacitor is chosen in this example.

$$C_{Boot} = 1\mu F \tag{21}$$

To further lower the AC impedance for a wide frequency range, it is recommended to have bypass capacitor with a low capacitance value, in this example a 100 nF, in parallel with C<sub>Boot</sub> to optimize the transient performance.

#### NOTE

Too large  $C_{BOOT}$  is not good.  $C_{BOOT}$  may not be charged within the first few cycles and  $V_{BOOT}$  could stay below UVLO. As a result, the high-side FET does not follow input signal command. Also during initial  $C_{BOOT}$  charging cycles, the bootstrap diode has highest reverse recovery current and losses.



#### 9.2.2.6.3 Select a VDDB Capacitor

Chanel B has the same current requirements as Channel A, Therefore, a VDDB capacitor (Shown as  $C_{VDD}$  in Figure 35) is needed. In this example with a bootstrap configuration, the VDDB capacitor will also supply current for VDDA through the bootstrap diode. A 50-V, 10- $\mu$ F MLCC and a 50-V, 220-nF MLCC are chosen for  $C_{VDD}$ . If the bias power supply output is a relatively long distance from the VDDB pin, a tantalum or electrolytic capacitor, with a value over 10  $\mu$ F, should be used in parallel with CVDD.

#### 9.2.2.7 Dead Time Setting Guidelines

For power converter topologies utilizing half-bridges, the dead time setting between the top and bottom transistor is important for preventing shoot-through during dynamic switching.

The UCC21520 dead time specification in the electrical table is defined as the time interval from 90% of one channel's falling edge to 10% of the other channel's rising edge (see Figure 29). This definition ensures that the dead time setting is independent of the load condition, and guarantees linearity through manufacture testing. However, this dead time setting may not reflect the dead time in the power converter system, since the dead time setting is dependent on the external gate drive turn-on/off resistor, DC-Link switching voltage/current, as well as the input capacitance of the load transistor.

Here is a suggestion on how to select an appropriate dead time for UCC21520:

$$DT_{Setting} = DT_{Req} + T_{F\_Sys} + T_{R\_Sys} - T_{D(on)}$$

where

- $DT_{setting}$ : UCC21520 dead time setting in ns,  $DT_{Setting} = 10 \times RDT$ (in k $\Omega$ ).
- DT<sub>Req</sub>: System required dead time between the real V<sub>GS</sub> signal of the top and bottom switch with enough margin, or ZVS requirement.
- T<sub>F Svs</sub>: In-system gate turn-off falling time at worst case of load, voltage/current conditions.
- T<sub>R Sys</sub>: In-system gate turn-on rising time at worst case of load, voltage/current conditions.
- T<sub>D(on)</sub>: Turn-on delay time, from 10% of the transistor gate signal to power transistor gate threshold. (22)

In the example, DT<sub>Setting</sub> is set to 250 ns.

It should be noted that the UCC21520 dead time setting is decided by the DT pin configuration (See Programmable Dead Time (DT) Pin), and it cannot automatically fine-tune the dead time based on system conditions.



#### 9.2.2.8 Application Circuits with Output Stage Negative Bias

When parasitic inductances are introduced by non-ideal PCB layout and long package leads (e.g. TO-220 and TO-247 type packages), there could be ringing in the gate-source drive voltage of the power transistor during high di/dt and dv/dt switching. If the ringing is over the threshold voltage, there is the risk of unintended turn-on and even shoot-through. Applying a negative bias on the gate drive is a popular way to keep such ringing below the threshold. Below are a few examples of implementing negative gate drive bias.

Figure 36 shows the first example with negative bias turn-off on the channel-A driver using a Zener diode on the isolated power supply output stage. The negative bias is set by the Zener diode voltage. If the isolated power supply,  $V_A$ , is equal to 25 V, the turn-off voltage will be -5.1 V and turn-on voltage will be 25 V -- 5.1 V  $\approx$  20 V. The channel-B driver circuit is the same as channel-A, therefore, this configuration needs two power supplies for a half-bridge configuration, and there will be steady state power consumption from  $R_7$ .




Figure 36. Negative Bias with Zener Diode on Iso-Bias Power Supply Output



Figure 37 shows another example which uses two supplies (or single-input-double-output power supply). Power supply  $V_{A+}$  determines the positive drive output voltage and  $V_{A-}$  determines the negative turn-off voltage. The configuration for channel B is the same as channel A. This solution requires more power supplies than the first example, however, it provides more flexibility when setting the positive and negative rail voltages.




Figure 37. Negative Bias with Two Iso-Bias Power Supplies

Product Folder Links: UCC21520

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



The last example, shown in Figure 38, is a single power supply configuration and generates negative bias through a Zener diode in the gate drive loop. The benefit of this solution is that it only uses one power supply and the bootstrap power supply can be used for the high side drive. This design requires the least cost and design effort among the three solutions. However, this solution has limitations:

- 1. The negative gate drive bias is not only determined by the Zener diode, but also by the duty cycle, which means the negative bias voltage will change when the duty cycle changes. Therefore, converters with a fixed duty cycle (~50%) such as variable frequency resonant convertors or phase shift convertors which favor this solution.
- 2. The high side VDDA-VSSA must maintain enough voltage to stay in the recommended power supply range, which means the low side switch must turn-on or have free-wheeling current on the body (or anti-parallel) diode for a certain period during each switching cycle to refresh the bootstrap capacitor. Therefore, a 100% duty cycle for the high side is not possible unless there is a dedicated power supply for the high side, like in the other two example circuits.




Figure 38. Negative Bias with Single Power Supply and Zener Diode in Gate Drive Path



#### 9.2.3 Application Curves

Figure 39 and Figure 40 shows the bench test waveforms for the design example shown in Figure 35 under these conditions: VCC = 5 V, VDD = 20 V,  $f_{SW} = 100 \text{ kHz}$ ,  $V_{DC-Link} = 0 \text{ V}$ .

Channel 1 (Yellow): UCC21520 INA pin signal. Channel 2 (Blue): UCC21520 INB pin signal.


**Channel 3 (Pink):** Gate-source signal on the high side power transistor. **Channel 4 (Green):** Gate-source signal on the low side power transistor.

In Figure 39, INA and INB are sent complimentary 3.3-V, 50% duty-cycle signals. The gate drive signals on the power transistor have a 250-ns dead time, shown in the measurement section of Figure 39.

#### NOTE

The dead-time matching is less than 1 ns with the 250-ns dead-time setting.

Figure 40 shows a zoomed-in version of the waveform of Figure 39, with measurements for propagation delay and rising/falling time. Cursors are also used to measure dead time. Importantly, the output waveform is measured between the power transistors' gate and source pins, and is not measured directly from the driver OUTA and OUTB pins. Due to the split on and off resistors ( $R_{on}$ ,  $R_{off}$ ) and different sink and source currents, different rising (16 ns) and falling time (9 ns) are observed in Figure 40.



Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



### 10 Power Supply Recommendations

The recommended input supply voltage (VCCI) for UCC21520 is between 3 V and 18 V. The output bias supply voltage (VDDA/VDDB) range depends on which version of UCC21520 one is using. The lower end of this bias supply range is governed by the internal under voltage lockout (UVLO) protection feature of each device. One mustn't let VDD or VCCI fall below their respective UVLO thresholds (For more information on UVLO see VDD, VCCI, and Under Voltage Lock Out (UVLO)). The upper end of the VDDA/VDDB range depends on the maximum gate voltage of the power device being driven by UCC21520. All versions of UCC21520 have a recommended maximum VDDA/VDDB of 25 V.

A local bypass capacitor should be placed between the VDD and VSS pins. This capacitor should be positioned as close to the device as possible. A low ESR, ceramic surface mount capacitor is recommended. It is further suggested that one place two such capacitors: one with a value of between 220 nF and 10  $\mu$ F for device biasing, and an additional 100-nF capacitor in parallel for high frequency filtering.

Similarly, a bypass capacitor should also be placed between the VCCI and GND pins. Given the small amount of current drawn by the logic circuitry within the input side of UCC21520, this bypass capacitor has a minimum recommended value of 100 nF.



### 11 Layout

#### 11.1 Layout Guidelines

One must pay close attention to PCB layout in order to achieve optimum performance for the UCC21520. Below are some key points.

### **Component Placement:**

- Low-ESR and low-ESL capacitors must be connected close to the device between the VCCI and GND pins and between the VDD and VSS pins to support high peak currents when turning on the external power transistor.
- To avoid large negative transients on the switch node VSSA (HS) pin, the parasitic inductances between the source of the top transistor and the source of the bottom transistor must be minimized.

#### **Grounding Considerations:**

- It is essential to confine the high peak currents that charge and discharge the transistor gates to a minimal physical area. This will decrease the loop inductance and minimize noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.
- Pay attention to high current path that includes the bootstrap capacitor, bootstrap diode, local VSSBreferenced bypass capacitor, and the low-side transistor body/anti-parallel diode. The bootstrap capacitor is
  recharged on a cycle-by-cycle basis through the bootstrap diode by the VDD bypass capacitor. This
  recharging occurs in a short time interval and involves a high peak current. Minimizing this loop length and
  area on the circuit board is important for ensuring reliable operation.

#### **High-Voltage Considerations:**

- To ensure isolation performance between the primary and secondary side, one should avoid placing any PCB traces or copper below the driver device. A PCB cutout is recommended in order to prevent contamination that may compromise the UCC21520's isolation performance.
- For half-bridge, or high-side/low-side configurations, where the channel A and channel B drivers could
  operate with a DC-link voltage up to 1500 V<sub>DC</sub>, one should try to increase the creepage distance of the PCB
  layout between the high and low-side PCB traces.

#### **Thermal Considerations:**

- A large amount of power may be dissipated by the UCC21520 if the driving voltage is high, the load is heavy, or the switching frequency is high (Refer to Estimate Gate Driver Power Loss for more details). Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction to board thermal impedance (θ<sub>JB</sub>).
- Increasing the PCB copper connecting to VDDA, VDDB, VSSA and VSSB pins is recommended (See Figure 42 and Figure 43). However, high voltage PCB considerations mentioned above must be maintained.
- If there are multiple layers in the system, it is also recommended to connect the VDDA, VDDB, VSSA and VSSB pins to internal ground or power planes through multiple vias of adequate size. However, keep in mind that there shouldn't be any traces/coppers from different high voltage planes overlapping.



### 11.2 Layout Example

Figure 41 shows a 2-layer PCB layout example with the signals and key components labeled.




Figure 41. Layout Example

Figure 42 and Figure 43 shows top and bottom layer traces and copper.

#### **NOTE**

There are no PCB traces or copper between the primary and secondary side, which ensures isolation performance.



### **Layout Example (continued)**

PCB traces between the high-side and low-side gate drivers in the output stage are increased to maximize the creepage distance for high-voltage operation, which will also minimize cross-talk between the switching node VSSA (SW), where high dv/dt may exist, and the low-side gate drive due to the parasitic capacitance coupling.




Figure 44 and Figure 45 are 3D layout pictures with top view and bottom views.

#### **NOTE**

The location of the PCB cutout between the primary side and secondary sides, which ensures isolation performance.




Figure 44. 3-D PCB Top View




Figure 45. 3-D PCB Bottom View

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



### 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

Isolation Glossary

#### 12.2 Certifications

UL Online Certifications Directory, "FPPT2.E181974 Nonoptical Isolating Devices - Component" Certificate Number: 20160516-E181974, (SLUQ001)

#### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.7 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGE OPTION ADDENDUM

28-Jun-2016

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCC21520DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC21520	Samples
UCC21520DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC21520	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**


28-Jun-2016

### PACKAGE MATERIALS INFORMATION

www.ti.com 15-Aug-2016

### TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ſ	P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC21520DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

www.ti.com 15-Aug-2016



#### \*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	UCC21520DWR	SOIC	DW	16	2000	367.0	367.0	38.0

DW (R-PDSO-G16)

### PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity