

# HIGH-SPEED USB 2.0 (480-Mbps) 1:2 MULTIPLEXER/DEMULTIPLEXER SWITCH WITH SINGLE ENABLE AND IEC LEVEL 3 ESD PROTECTION

#### **FEATURES**

- V<sub>CC</sub> Operation of 2.5 V to 3.3 V
- Switch I/Os Accept Signals Up to 5.5 V
- 1.8-V Compatible Control-Pin Inputs
- Low-Power Mode When OE Is Disabled (1 μA)
- $r_{ON} = 6 \Omega Maximum$
- $r_{ON} = 0.2 \Omega$  Typical
- C<sub>io(on)</sub> = 7 pF Maximum
- Low Power Consumption (30 μA Maximum)
- ESD Performance Tested Per JESD 22
  - 7000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
- ESD Performance I/O Port to GND
  - 12-kV Human Body Model (A114-B, Class II)
  - ±7-kV Contact Discharge (IEC 61000-4-2)
- High Bandwidth (1 GHz Typical)

#### **APPLICATIONS**


Routes Signals for USB 1.0, 1.1, and 2.0

# DESCRIPTION/ ORDERING INFORMATION


The TS3USB221E is a high-bandwidth switch specially designed for the switching of high-speed USB 2.0 signals in handset and consumer applications, such as cell phones, digital cameras, and notebooks with hubs or controllers with limited USB I/Os. The wide bandwidth (1 GHz) of this switch allows signals to pass with minimum edge and phase distortion. The device multiplexes differential outputs from a USB host device to one of two corresponding outputs. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. It is designed for low bit-to-bit skew and high channel-to-channel noise isolation, and is compatible with various standards, such as high-speed USB 2.0 (480 Mbps).

The TS3USB221E integrates ESD protection cells on all pins, is available in a SON package (3 mm × 3 mm) as well as in a tiny  $\mu$ QFN package (2 mm × 1.5 mm) and is characterized over the free air temperature range from -40°C to 85°C.


## DRC PACKAGE (TOP VIEW)



RSE PACKAGE (TOP VIEW)



## RSE PACKAGE (BOTTOM VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
–40°C to 85°C	SON - DRC(3)	Reel of 3000	TS3USB221EDRCR	ZVM	
	QFN (μQFN) – RSE	Reel of 3000	TS3USB221ERSER	LGR	


- 1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (3) Package Preview

#### **PIN DESCRIPTION**


NAME	DESCRIPTION
ŌĒ	Bus-switch enable
S	Select input
D	Bus A
nD	Bus B

#### **TRUTH TABLE**

S	ŌĒ	FUNCTION
X	Н	Disconnect
L	L	D = 1D
Н	L	D = 2D



#### SIMPLIFIED SCHEMATIC, EACH FET SWITCH (SW)



A. EN is the internal enable signal applied to the switch.



#### **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
$V_{IN}$	Control input voltage range (2)(3)		-0.5	7	V
V <sub>I/O</sub>	Switch I/O voltage range (2)(3)(4)		-0.5	7	V
I <sub>IK</sub>	Control input clamp current	V <sub>IN</sub> < 0		-50	mA
I <sub>I/OK</sub>	I/O port clamp current	V <sub>I/O</sub> < 0		-50	mA
I <sub>I/O</sub>	ON-state switch current <sup>(5)</sup>			±120	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
		DRC package <sup>(7)</sup>		48.7	
$\theta_{JA}$	Package thermal impedance (6)	RSE package		243	°C/W
		ZXU package		128	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

(4)  $V_{I}$  and  $V_{O}$  are used to denote specific conditions for  $V_{I/O}$ .

(5)  $I_1$  and  $I_0$  are used to denote specific conditions for  $I_{1/0}$ .

(7) Package Preview

#### **RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>**

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		2.3	3.6	V
V	High lovel control input valtage	V <sub>CC</sub> = 2.3 V to 2.7 V	0.46 × V <sub>CC</sub>		V
V <sub>IH</sub>	High-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0.46 × V <sub>CC</sub>		V
V	Low level control input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$0.25 \times V_{CC}$	V
V <sub>IL</sub>	Low-level control input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V		0.25 × V <sub>CC</sub>	V
V <sub>I/O</sub>	Data input/output voltage		0	5.5	V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

<sup>(3)</sup> The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(6)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

SCDS263-SEPTEMBER 2009 www.ti.com

#### **ELECTRICAL CHARACTERISTICS**(1)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		•	TEST CONDITIONS		MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>IK</sub>		V <sub>CC</sub> = 3.6 V, 2.7 V,	I <sub>I</sub> = -18 mA				-1.8	V
I <sub>IN</sub>	Control inputs	V <sub>CC</sub> = 3.6 V, 2.7 V, 0 V,	V <sub>IN</sub> = 0 V to 3.6 V				±1	μΑ
I <sub>OZ</sub> <sup>(3)</sup>		V <sub>CC</sub> = 3.6 V, 2.7 V, V <sub>O</sub> = 0 V to 5.25 V, V <sub>I</sub> = 0 V,	V <sub>IN</sub> = V <sub>CC</sub> or GND, Switch OFF				±1	μΑ
			$V_{I/O} = 0 \text{ V to } 5.25 \text{ V}$				±2	
$I_{(OFF)}$		V <sub>CC</sub> = 0 V	$V_{I/O} = 0 V \text{ to } 3.6 V$				±2	μΑ
			$V_{I/O} = 0 V \text{ to } 2.7 V$				±1	
I <sub>CC</sub>		$V_{CC} = 3.6 \text{ V}, 2.7 \text{ V}, V_{IN} = V_{CC} \text{ or GND},$	$I_{I/O} = 0 \text{ V},$ Switch ON or OFF				30	μΑ
I <sub>CC</sub> (low mode)	power	V <sub>CC</sub> = 3.6 V, 2.7 V, V <sub>IN</sub> = V <sub>CC</sub> or GND	Switch disabled (OE in high state)				1	μΑ
I <sub>CC</sub> <sup>(4)</sup>	Control	One input at 1.8 V,	One input at 1.8 V, V <sub>CC</sub> = 3.6 V				20	^
ICC, ,	inputs	Other inputs at V <sub>CC</sub> or GND	$V_{CC} = 2.7 \text{ V}$				0.5	μΑ
$C_{in}$	Control inputs	V <sub>CC</sub> = 3.3 V, 2.5 V,	$V_{IN} = 3.3 \text{ V or } 0 \text{ V}$			1.5	2.5	pF
C <sub>io(OFF)</sub>		V <sub>CC</sub> = 3.3 V, 2.5 V,	$V_{I/O} = 3.3 \text{ V or } 0 \text{ V},$	Switch OFF		3.5	5	pF
C <sub>io(ON)</sub>		V <sub>CC</sub> = 3.3 V, 2.5 V,	$V_{I/O} = 3.3 \text{ V or } 0 \text{ V},$	Switch ON		6	7.5	pF
r <sub>on</sub> (5)		V - 2 V 2 2 V	V <sub>I</sub> = 0 V,	I <sub>O</sub> = 30 mA		3	6	Ω
$v_{on}^{(5)}$ $v_{CC} = 3 \text{ V}, 2.3 \text{ V}$		$V_1 = 2.4 V$ ,	$I_O = -15 \text{ mA}$		3.4	6	12	
r <sub>on</sub>		V <sub>CC</sub> = 3 V, 2.3 V	$V_I = 0 V$ ,	I <sub>O</sub> = 30 mA		0.2		Ω
		v <sub>CC</sub> = 3 v, 2.3 v	V <sub>I</sub> = 1.7,	I <sub>O</sub> = -15 mA		0.2		12
r		V <sub>CC</sub> = 3 V, 2.3 V	$V_I = 0 V$ ,	I <sub>O</sub> = 30 mA		1		Ω
r <sub>on(flat)</sub>		vCC - 3 v, 2.3 v	$V_1 = 1.7$ ,	$I_O = -15 \text{ mA}$		1		32

- $V_{IN}$  and  $I_{IN}$  refer to control inputs.  $V_I$ ,  $V_O$ ,  $I_I$ , and  $I_O$  refer to data pins. All typical values are at  $V_{CC}=3.3~V$  (unless otherwise noted),  $T_A=25C$ . For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND. Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

#### **DYNAMIC ELECTRICAL CHARACTERISTICS**

over operating range,  $T_A = -40$ °C to 85°C,  $V_{CC} = 3.3$  V ±10%, GND = 0 V

	PARAMETER	TEST CONDITIONS	TYP <sup>(1)</sup>	UNIT
X <sub>TALK</sub>	Crosstalk	R <sub>L</sub> = 50 , f = 250 MHz	-40	dB
O <sub>IRR</sub>	OFF isolation	R <sub>L</sub> = 50 , f = 250 MHz	-40	dB
BW	Bandwidth (-3 dB)	R <sub>L</sub> = 50	1	GHz

(1) For Max or Min conditions, use the appropriate value specified under Electrical Characteristics for the applicable device type.



#### DYNAMIC ELECTRICAL CHARACTERISTICS

over operating range,  $T_A = -40$  °C to 85 °C,  $V_{CC} = 2.5$  V  $\pm 10$ %, GND = 0 V

	PARAMETER	TEST CONDITIONS	TYP <sup>(1)</sup>	UNIT
X <sub>TALK</sub>	Crosstalk	R <sub>L</sub> = 50 , f = 250 MHz	-39	dB
O <sub>IRR</sub>	OFF isolation	R <sub>L</sub> = 50 , f = 250 MHz	-40	dB
BW	Bandwidth (3 dB)	R <sub>L</sub> = 50	1	GHz

<sup>(1)</sup> For Max or Min conditions, use the appropriate value specified under Electrical Characteristics for the applicable device type.

#### **SWITCHING CHARACTERISTICS**

over operating range,  $T_A = -40$ °C to 85°C,  $V_{CC} = 3.3 \text{ V} \pm 10\%$ , GND = 0 V

	PARAMETER		MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>pd</sub>	Propagation delay <sup>(2)(3)</sup>			0.25		ns
t <sub>ON</sub> Lin	Line enable time	S to D, nD			30	ns
	Line enable time	OE to D, nD			17	
	Line Parkle Con-	S to D, nD			12	
t <sub>OFF</sub>	Line disable time $\overline{\text{OE}}$ to D, nD				10	ns
t <sub>SK(O)</sub>	Output skew between center port to any other port (2)			0.1	0.2	ns
t <sub>SK(P)</sub>	Skew between opposite transitions of the same output $(t_{PHL} - t_{PLH})^{(2)}$			0.1	0.2	ns

<sup>(1)</sup> For Max or Min conditions, use the appropriate value specified under Electrical Characteristics for the applicable device type.

#### **SWITCHING CHARACTERISTICS**

over operating range,  $T_A = -40$ °C to 85°C,  $V_{CC} = 2.5$  V  $\pm 10$ %, GND = 0 V

	PARAMETER	र	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>pd</sub>	Propagation delay <sup>(2)(3)</sup>			0.25		ns
	Line enable time	S to D, nD			50	
t <sub>ON</sub>	Line enable time	OE to D, nD			32	ns
	Line disable time	S to D, nD			23	
t <sub>OFF</sub>		OE to D, nD			12	ns
t <sub>SK(O)</sub>	Output skew between center port to any other port (2)			0.1	0.2	ns
t <sub>SK(P)</sub>	Skew between opposite transitions of the same output $(t_{PHL}-t_{PLH})^{(2)}$			0.1	0.2	ns

<sup>(1)</sup> For Max or Min conditions, use the appropriate value specified under Electrical Characteristics for the applicable device type.

Copyright © 2009, Texas Instruments Incorporated

Submit Documentation Feedback

<sup>(2)</sup> Specified by design

The bus switch contributes no propagational delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 10-pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagational delay to the system. Propagational delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.


<sup>(2)</sup> Specified by design

<sup>(3)</sup> The bus switch contributes no propagational delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 10-pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagational delay to the system. Propagational delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.

SCDS263-SEPTEMBER 2009 www.ti.com

# TEXAS INSTRUMENTS

#### **APPLICATION INFORMATION**







Figure 1. Gain vs Frequency

-25
-35
-45
-45
-65
-75
-85
-105
1E+6
1E+7
1E+8
1E+9
1E+10
Frequency






Figure 3. Crosstalk vs Frequency

Figure 4.  $r_{on}$  vs  $V_{IN}$  ( $I_{OUT} = -15$  mA)




Figure 5.  $r_{on}$  vs  $V_{IN}$  ( $I_{OUT} = -30$  mA)




Figure 6. Eye Pattern: 480-Mbps USB Signal With No Switch (Through Path)

Figure 7. Eye Pattern: 480-Mbps USB Signal With Switch 1D Path





Figure 8. Eye Pattern: 480-Mbps USB Signal With Switch 2D Path



#### PARAMETER MEASUREMENT INFORMATION



- (1) All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r < 5$  ns.  $t_f < 5$  ns.
- $^{(2)}$  C<sub>L</sub> includes probe and jig capacitance.

Figure 9. Turn-On (t<sub>ON</sub>) and Turn-Off Time (t<sub>OFF</sub>)




Figure 10. OFF Isolation (O<sub>ISO</sub>)

#### PARAMETER MEASUREMENT INFORMATION (continued)




Figure 11. Crosstalk (X<sub>TALK</sub>)




Figure 12. Bandwidth (BW)






Figure 13. Propagation Delay



### PARAMETER MEASUREMENT INFORMATION (continued)



PULSE SKEW  $t_{sk(P)}$ 



 $\mathbf{t}_{\scriptscriptstyle{\text{SK(O)}}} = \mid \mathbf{t}_{\scriptscriptstyle{\text{PLH1}}} - \mathbf{t}_{\scriptscriptstyle{\text{PLH2}}} \mid \text{ or } \mid \mathbf{t}_{\scriptscriptstyle{\text{PHL1}}} - \mathbf{t}_{\scriptscriptstyle{\text{PHL2}}} \mid$ 

OUTPUT SKEW  $t_{SK(P)}$ 

Figure 14. Skew Test




Figure 15. ON-State Resistance (ron)

#### PARAMETER MEASUREMENT INFORMATION (continued)




Figure 16. OFF-State Leakage Current




Figure 17. Capacitance

#### PACKAGE OPTION ADDENDUM

www.ti.com 5-Oct-2009

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins P	ackage Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TS3USB221EDRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TS3USB221ERSER	ACTIVE	QFN	RSE	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Sep-2009

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3USB221ERSER	QFN	RSE	10	3000	180.0	9.2	1.68	2.13	0.76	4.0	8.0	Q1

www.ti.com 24-Sep-2009



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3USB221ERSER	QFN	RSE	10	3000	202.0	201.0	28.0




NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
  C. QFN (Quad Flatpack No-Lead) package configuration.
  D. This package complies to JEDEC MO-288 variation UEFD.




### RSE (R-PQFP-N10)



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
  - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
  - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- Ç. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance.

See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

A Metalized features are supplier options and may not be on the package.



#### THERMAL PAD MECHANICAL DATA




DRC (S-PVSON-N10)

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

### DRC (S-PVSON-N10)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Applications Products Amplifiers** amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated