

High-Voltage Power-Management IC for Automotive Safety Applications

Check for Samples: [TPS65311-Q1](http://www.ti.com/product/tps65311-q1#samples)

- **²• Qualified for Automotive Applications**
- **Integrated Circuit (IC) Shutdown at T^A < –40°C Results:**
	- **– Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature – 56-pin VQFN (RVJ)**
	- **– Device HBM ESD Classification Level H1B APPLICATIONS**
	- **– Device CDM ESD Classification Level C3B**
- **• Multi-Rail DC Power Distribution Systems • Input Voltage Range: ⁴ ^V to ⁴⁰ V, Transients up to 60 V; 80 V When Using External P- • Safety-Critical Automotive Applications channel Metal-Oxide Semiconductor (PMOS) – Advanced Driver Assistance Systems**
- **• Single-Output Synchronous-Buck Controller**
	- **DESCRIPTION – Peak Gate-Drive Current 0.6 ^A**
	-
	-
- - **– Designed for Output Currents up to ² ^A** space and system costs.
	- **– Out of Phase Switching**
	-
-
- -
	-
-
-
- **• Undervoltage (UV) Detection and Overvoltage**
-
- **•• Serial-Peripheral Interface (SPI) for Control** Internal soft-start ensures controlled startup for all and Diagnostic
-
- **Reference Voltage Output**
- **• High-Side (HS) Driver for Use with External**

¹FEATURES Field-Effect Transistor (FET), Light-Emitting Diode (LED) Driver

- **• Input for External Temperature Sensor, • AEC-Q100 Test Guidance with the Following**
	- **• Thermally Enhanced PowerPAD™ Package**
		-

-
- -

The TPS65311-Q1 device is a power-management **– 490-kHz Fixed Switching Frequency** unit, meeting the requirements of digital-signal- **Pseudo Random Frequency-Hopping** *incressor (DSP)* controlled-automotive systems (for processor (DSP) controlled-automotive systems (for Spread Spectrum or Triangular Mode **example, Advanced Driver Assistance Systems). With • Dual-Synchronous Buck Converter** the integration of commonly used features, the TPS65311-Q1 device significantly reduces board

The device includes one high-voltage buck controller **– Switching Frequency: 2.45 MHz** for pre-regulation combined with a two-buck and one **boost converter for post regulation. A further •• Adjustable Asynchronous-Boost Converter** integrated low-dropout (LDO) regulator rounds up the power-supply concept and offers a flexible system **1-A Integrated Switch**
 1-A Integrated Switch design with five independent-voltage rails. The device
 1-A Integrated Switch design with five independent-voltage rails. The device
 1-A Integrated Switch – Switching Frequency: 2.45 MHz offers a low power state (LPM0 with all rails off) to **• Soft-Start Feature for All Regulator Outputs** reduce current consumption in case the system is constantly connected to the battery line. All outputs **• Independent Voltage Monitoring** are protected against overload and over temperature.

An external PMOS protection feature makes the **(OV) Protection** device capable of sustaining voltage transients up to **•• Short Circuit, Overcurrent, and Thermal** 80 V. This external PMOS is also used in safety-
••• Protection on Buck Controller, Gate Drive, external applications to protect the system in case one **Protection on Buck Controller, Gate Drive,** critical applications to protect the system in case one **Buck Converters, BOOST Converter, and** of the rails shows a malfunction (undervoltage, **overvoltage, or overcurrent).**

supplies. Each power-supply output has an **Integrated Window Watchdog (WD)** adjustable output voltage based on the external
 Poforonce Voltage Output Calculary resistor-network settings.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

[TPS65311-Q1](http://www.ti.com/product/tps65311-q1?qgpn=tps65311-q1)

SLVSCA6A –OCTOBER 2013–REVISED OCTOBER 2013 **www.ti.com**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Maximum 3.5 A

(3) $I_{max} = 100 \text{ mA}$
(4) Internally clam

Internally clamped to 60-V, 20-kΩ external resistor required, current into pin limited to 1 mA.

ABSOLUTE MAXIMUM RATINGS[\(1\)](#page-3-0) (continued)

over operating free-air temperature range (unless otherwise noted)

THERMAL INFORMATION

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics Application Report*, [SPRA953](http://www.ti.com/lit/pdf/SPRA953).

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

Texas

NSTRUMENTS

ELECTRICAL CHARACTERISTICS

(1) $T_A = 25^{\circ}C$

(2) Quiescent Current Specification does not include the current flow through the external feedback resistor divider. Quiescent Current is non-switching current, measured with no load on the output with VBAT = 13V.

(3) T_A = 130°C
(4) Total current consumption measured on EVM includes switching losses.

www.ti.com SLVSCA6A –OCTOBER 2013–REVISED OCTOBER 2013

Texas
Instruments

ELECTRICAL CHARACTERISTICS (continued)

VIN = VINPROT 4.8 V to 40 V, VSUPx = 3 V to 5.5 V, EXTSUP = 0 V, $T_{J(max)}$ = 125°C, unless otherwise noted

ELECTRICAL CHARACTERISTICS (continued)

Texas
Instruments

ELECTRICAL CHARACTERISTICS (continued)

VIN = VINPROT 4.8 V to 40 V, VSUPx = 3 V to 5.5 V, EXTSUP = 0 V, $T_{J(max)}$ = 125°C, unless otherwise noted

ELECTRICAL CHARACTERISTICS (continued)

Texas
Instruments

ELECTRICAL CHARACTERISTICS (continued)

VIN = VINPROT 4.8 V to 40 V, VSUPx = 3 V to 5.5 V, EXTSUP = 0 V, $T_{J(max)}$ = 125°C, unless otherwise noted

Texas **INSTRUMENTS**

www.ti.com SLVSCA6A –OCTOBER 2013–REVISED OCTOBER 2013

ELECTRICAL CHARACTERISTICS (continued)

(5) RAMP and ACTIVE only

Figure 1. SPI Timing

Texas **NSTRUMENTS**

SLVSCA6A –OCTOBER 2013–REVISED OCTOBER 2013 **www.ti.com**

DEVICE INFORMATION

PIN FUNCTIONS

(1) Description of pin type: $I = Input$; $O = Output$; $OD = Open-drain output$

[TPS65311-Q1](http://www.ti.com/product/tps65311-q1?qgpn=tps65311-q1)

www.ti.com SLVSCA6A –OCTOBER 2013–REVISED OCTOBER 2013

PIN FUNCTIONS (continued)

Figure 2. Detailed Block Diagram

TYPICAL CHARACTERISTICS

All parameters are measured on a TI EVM, unless otherwise specified.

BUCK 1 Characteristics

BOOST Characteristics

www.ti.com SLVSCA6A –OCTOBER 2013–REVISED OCTOBER 2013

TYPICAL CHARACTERISTICS (continued)

BOOST = 5-V VSENSE5 vs TEMPERATURE EXTSUP PIN OPEN, INPUT SUPPLY = 3.8 V, 0.4 A LOAD 805 804 803 802 VSENSE5 (mV) **VSENSE5 (mV)** 801 800 799 798 797 796 $795 + 50$ -50 0 50 100 150 **Temperature (°Celcius) Figure 14.**

Texas **ISTRUMENTS**

TYPICAL CHARACTERISTICS (continued)

LDO Noise Characteristics

 $(2 \times 3.3$ -µF output capacitance, LDO output = 2.5 V, VSUP4 = 3.8 V)

DETAILED DESCRIPTION

BUCK CONTROLLER (BUCK1)

Operating Modes

Normal Mode PWM Operation

The main buck controller operates using constant frequency peak current mode control. The output voltage is programmable with external resistors.

The switching frequency is set to a fixed value of f_{SWBUCK1}. Peak current-mode control regulates the peak current through the inductor such that the output voltage VBUCK1 is maintained to its set value. Current mode control allows superior line-transient response. The error between the feedback voltage VSENSE1 and the internal reference produces an error signal at the output of the error amplifier (COMP1) which serves as target for the peak inductor current. At S1–S2, the current through the inductor is sensed as a differential voltage and compared with this target during each cycle. A fall or rise in load current produces a rise or fall in voltage at VSENSE1, which causes COMP1 to rise or fall respectively, thus increasing or decreasing the current through the inductor until the average current matches the load. In this way the output voltage VBUCK1 is maintained in regulation.

Figure 16. Detailed Block Diagram of Buck 1 Controller

[TPS65311-Q1](http://www.ti.com/product/tps65311-q1?qgpn=tps65311-q1)

SLVSCA6A –OCTOBER 2013–REVISED OCTOBER 2013 **www.ti.com**

20 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSCA6A&partnum=TPS65311-Q1) Feedback* Copyright © 2013, Texas Instruments Incorporated

The high-side N-channel MOSFET is turned on at the beginning of each clock cycle and kept on until the inductor current reaches its peak value as set by the voltage loop. Once the high external FET is turned OFF, and after a small delay (shoot-through delay), the lower N-channel MOSFET is turned on until the start of the next clock cycle. In dropout operation the high-side MOSFET stays on 100%. In every fourth period the duty cycle is limited to 95% in order to charge the bootstrap capacitor at BOOT1. This allows a maximum duty cycle of 98.75%.

The maximum value of COMP1 is clamped so that the maximum current through the inductor is limited to a specified value. The BUCK1 controller output voltage is monitored by a central independent voltage-monitoring circuit, which has an independent voltage-monitoring bandgap reference for safety reasons. In addition, BUCK1 is thermally protected with a dedicated temperature sensor.

Output Inductor, Sense Resistor and Capacitor selection for the BUCK1 Controller

An external resistor senses the current through the inductor. The current sense resistor nodes (S1 and S2) are fed into an internal differential amplifier which supports the range of VBUCK1 voltages. The sense resistor R_s must be chosen so that the maximum forward peak current in the inductor generates a voltage of 75 mV across the sense pins. This specified typical value is for low duty cycles only. At typical duty-cycle conditions around 28% (assuming 3.3-V output and 12-V input), 50 mV is a more reasonable value, considering tolerances and mismatches. The typical characteristics (see [Figure](#page-14-0) 3) provide a guide for using the correct current-limit sense voltage.

$$
Rs = \frac{50 \text{ mV}}{I_{\text{max_peak}}}
$$
 (1)

Optimal slope compensation which is adaptive to changes in input voltage and duty cycle allows stable operation at all conditions. In order to specify optimal performance of this circuit, the following condition must be satisfied in the choice of inductor and sense resistor:

$$
L = 410 \times R_s
$$

where

• $L = \text{inductor in } \mu H$

• R_s = sense resistor in Ω (2)

The current sense pins S1 and S2 are high impedance pins with low leakage across the entire VBUCK1 range. This allows DCR current sensing (see [Figure](#page-18-0) 16) using the DC resistance of the inductor for better efficiency.

For selecting the output capacitance and its ESR resistance, the following set of equations can be used:

$$
C_{out} > \frac{2 \times \Delta l_{out}}{fsw \times \Delta V_{out}}
$$

$$
C_{out} > \frac{1}{8 \times fsw} \times \frac{l_{L} - ripple}{V_{o_ripple}}
$$

$$
R_{ESR} < \frac{V_{o_ripple}}{l_{L} - ripple}
$$

 $ESR \n\left\{\n\begin{array}{c}\n\overline{} \\
L\n\end{array}\n\right.$ -ripple

where

- f_{sw} is the 440-kHz switching frequency
- ΔI_{out} is the worst-case load step from the application
- ΔV_{out} is the allowed voltage step on the output
- $V_{\text{o ripple}}$ is the allowed output voltage ripple
- I_{L_ripple} is the ripple current in the coil (3)

(1)

Compensation of the Buck Controller

The main buck controller requires external type 2 compensation on pin COMP1 for normal mode operation. The components can be calculated as follows.

- 1. Choose bandwidth F_{BW} to be between f_{SWBUCH} / 6 (faster response) and f_{SWBUCH} / 10 (more conservative)
- 2. Choose R₁ (see [Figure](#page-18-0) 16)

$$
R_1 = \frac{2\pi \times F_{BW} \times V_{OUT1} \times C_{OUT1}}{gm \times K_{CFB} \times V_{refBUCK}}
$$

where

- C_{OUT1} is the load capacitance of BUCK1
- gm is the error amplifier transconductance
- $K_{CFR} = 0.125 / R_s$
- $V_{refBuck}$ is the internal reference voltage (4)
- 3. Choose C₁ (in series with R₁, see [Figure](#page-18-0) 16) to set the zero frequency close to F_{BW} / 10

$$
C_1 = \frac{10}{2\pi \times R_1 \times F_{BW}}
$$
 (5)

4. Choose C_2 (parallel with $\mathsf{R}_1,\mathsf{C}_1$, see [Figure](#page-18-0) 16) to set the second pole below $\mathsf{f}_\mathsf{SWBUCK1}$ / 2

$$
C_2 = \frac{1}{2\pi \times R_1 \times F_{BW} \times 3}
$$
 (6)

For example:

 $f_{SWBUCK1}$ = 490 kHz, $V_{refBUCK}$ = 0.8 V, F_{BW} = 60 kHz

 $V_{\text{OUT1}} = 3.3$ V, $C_{\text{OUT1}} = 100$ μF, $R_s = 20$ mΩ

Chosen values: $R_1 = 24$ kΩ, $C_1 = 1.2$ nF, $C_2 = 33$ pF

Resulting in F_{BW} : 58 kHz

Resulting in zero frequency: 5.5 kHz

Resulting in second pole frequency: 201 kHz

Stability and load step response must be verified in measurements to fine tune the values of the compensation components.

Synchronous Buck Converters BUCK2 and BUCK3

Both regulators are synchronous converters operating with a fixed switching frequency $f_{\rm sw}$ = 2.45 MHz. For each buck converter, the output voltage is programmable with external resistors. The synchronous operation mode improves the overall efficiency. BUCK3 switches in phase with BUCK1, and BUCK2 switches at a 216° shift to BUCK3 to minimize input current ripple.

Each buck converter can provide a maximum current of 2 A and is protected against short circuits to ground. In case of a short circuit to ground, the integrated cycle-by-cycle current limit turns off the high-side FET when its current reaches $I_{HS-1,init}$ and the low-side FET is turned on until the end of the given cycle. When the current limit is reached in the beginning of the cycle for five consecutive cycles, the pulse-width modulation (PWM) is forced low for sixteen cycles to prevent uncontrolled current build-up. In case the low-side current limit of $I_{LS-Limit}$ is reached, for example, due an output short to VSUP2/3, the low-side FET is turned off until the end of the cycle. If this is detected shortly after the high-low PWM transition (immediately after the low-side overcurrent comparator blanking time), both FETs are turned off for sixteen cycles.

The output voltages of BUCK2/3 regulators are monitored by a central independent voltage-monitoring circuit, which has an independent voltage-monitoring bandgap reference for safety reasons. In addition BUCK2 and BUCK3 are thermally protected with a dedicated temperature sensor.

Output Inductor Selection for the BUCK2 and BUCK3 Converter

The inductor value L depends on the allowed ripple current ΔI_L _{PP} in the coil at chosen input voltage V_{IN} and output voltage V_{OUT} , and given switching frequency f_{sw} :

$$
L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\Delta I_L \text{ pp} \times V_{IN} \times f_{sw}}
$$

For example:

 V_{IN} = 3.3 V (from BUCK1) V_{OUT} = 1.2 V ΔI_{L} _{PP} = 300 mA $f_{sw} = 2.45$ MHz \rightarrow L \approx 1 uH

Compensation of the BUCK2 and BUCK3 Converters

The regulators operate in forced continuous mode, and have internal frequency compensation. The frequency response can be adjusted to the selected LC filter by setting the COMP2/3 pin low, high or floating. After selecting the output inductor value as previously described, the output capacitor must be chosen so that the $L \times$ $C_{\text{OUT}} \times V_{\text{BUCK2/3}}$ pro

 $=$ OPEN $=$ 160 µF \times µH \times V $=$ 50 µF \times 1.8 µH \times 1.8 V

0.8 V, thus allowing an output capacitor increase by a factor equal to the ratio of the output voltage to 0.8 V.

BOOST Converter

The BOOST converter is an asynchronous converter operating with a fixed switching frequency f_{sw} = 2.45 MHz. It switches in phase with BUCK1. At low load, the boost regulator switches to pulse skipping.

The output voltage is programmable with external resistors.

The internal low-side switch can handle maximum 1-A current, and is protected with a current limit. In case of an overcurrent, the integrated cycle-by-cycle current limit turns off the low-side FET when its current reaches $I_{CI\,ROOST}$ until the end of the given cycle. When the current limit is reached in the beginning of the cycle for five consecutive cycles, the PWM is forced low for sixteen cycles to prevent uncontrolled current build-up.

The BOOST converter output voltage is monitored by a central independent voltage-monitoring circuit, which has an independent voltage-monitoring bandgap reference for safety reasons. If the V_{MONTHL} > V_{SENSE5} or V_{SENSE5} > V_{MONTH} H, the output is switched off and the BOOST_FAIL bit in the SPI PWR_STAT register is set. The BOOST can be reactivated by setting BOOST_EN bit in the PWR_CONFIG register.

In addition, the BOOST converter is thermally protected with a dedicated temperature sensor. If $T_J > T_{\text{OTTH}}$, the BOOST converter is switched off and bit OT_BOOST in PWR_STAT register is set. Reactivation of the booster is only possible if the OT_BOOST bit is 0, and the booster enable bit in the PWR_CONFIG register is set to 1.

(7)

Output Inductor and Capacitor Selection for the BOOST Converter

The inductor value L depends on the allowed ripple current ΔI_L _{PP} in the coil at chosen input voltage V_{IN} and output voltage V_{OUT} , and given switching frequency f_{sw} :

$$
L = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{\Delta l_{L_PP} \times V_{OUT} \times f_{sw}}
$$
 (8)

For example:

 V_{IN} = 3.3 V (from BUCK1) $V_{\text{OUT}} = 5 V$ ΔI_{LPP} = 300 mA (30% of 1-A peak current) f_{sw} = 2.45 MHz \rightarrow L \approx 1.5 µH

The capacitor value C_{OUT} has to be chosen such that the L-C double-pole frequency F_{LC} is in the range of 10 kHz–15 kHz. The F_{LC} is given by [Equation](#page-22-0) 9:

$$
F_{LC} = \frac{V_{IN}}{2 \times \pi \times V_{OUT} \times \sqrt{L \times C_{OUT}}}
$$
(9)

The right half-plane zero F_{RHPZ} , as given in [Equation](#page-22-1) 10, must be > 200 kHz:

$$
F_{RHPZ} = \frac{V_{IN}^{2}}{L \times I_{OUT} \times V_{OUT}} > 200 \text{ kHz}
$$

where

• I_{OUT} represents the load current (10)

If the condition $F_{RHPZ} > 200$ kHz is not satisfied, L and hence C_{OUT} have to be recalculated.

Compensation of the BOOST Converter

The BOOST converter requires an external R-C network for compensation (see [Figure](#page-13-0) 2, COMP5). The components can be calculated using [Equation](#page-22-2) 11 and [Equation](#page-22-3) 12:

$$
R = 120 \times V_{IN} \times \left(\frac{F_{BW}}{F_{LC}}\right)^{2}
$$

\n
$$
C = \frac{1}{2 \times \pi \times R \times F_{LC}}
$$
\n(11)

where

 F_{BW} represents the bandwidth of the regulation loop, and must be set to 30 kHz

• F_{LC} represents the L-C double-pole frequency, as mentioned previously (12)

For example:

 V_{IN} = 3.3 V (from BUCK1) $V_{\text{OUT}} = 5 V$ $L = 3.3 \mu H$ $C = 20 \mu F$ \rightarrow F_{LC} = 12.9 kHz $F_{BW} = 30$ kHz \rightarrow R \approx 2.2 kΩ \rightarrow C \approx 5.6 nF

Stability and load step response must be verified in measurements to fine tune the values of the compensation components.

FREQUENCY-HOPPING SPREAD SPECTRUM

The TPS65311-Q1 features a frequency-hopping pseudo-random spectrum or triangular spreading architecture. The pseudo-random implementation uses a linear feedback shift register that changes the frequency of the internal oscillator based on a digital code. The shift register is designed in such a way that the frequency shifts only by one step at each cycle to avoid large jumps in the buck and boost switching frequencies. The triangular function uses an up-down counter. Whenever spread spectrum is enabled (SPI command), the internal oscillator frequency is varied from one BUCK1 cycle to the next within a band of 0.8 x $f_{\rm OSC}$... $f_{\rm OSC}$ from a total of 16 different frequencies. This means that BUCK3 and BOOST also step through 16 frequencies. The internal oscillator can also change its frequency during the period of BUCK2, yielding a total of 31 frequencies for BUCK2.

Linear Regulator LDO

The LDO is a low drop out regulator with an adjustable output voltage through an external resistive divider network. The output has an internal current-limit protection in case of an output overload or short circuit to ground. In addition, the output is protected against overtemperature. If $T_J > T_{\text{OTTH}}$, the LDO is switched off and bit OT_LDO in PWR_STAT register is set. Reactivation of the LDO is only possible through the SPI by setting the LDO enable bit in the PWR_CONFIG register to 1 if the OT_LDO bit is 0.

The LDO output voltage is monitored by a central independent voltage-monitoring circuit, which has an independent voltage-monitoring bandgap reference for safety reasons. If the V_{MONTH L} > V_{SENSE4} or V_{SENSE4} > V_{MONTHH} , the output is switched off and the LDO_FAIL bit in the SPI PWR_STAT register is set. The LDO can be reactivated through the SPI by setting the LDO_EN bit in the PWR_CONFIG register. In case of overvoltage in VTCHECK and RAMP mode, the GPFET is turned off and the device changes to ERROR mode.

Gate Driver Supply

The gate drivers of the BUCK1 controller, BUCK2 and BUCK3 converters and the BOOST converter are supplied from an internal linear regulator. The internal linear regulator output (5.8-V typical) is available at the VREG pin and must be decoupled using a typical 2.2-μF ceramic capacitor. This pin has an internal current-limit protection and must not be used to power any other circuits.

The VREG linear regulator is powered from VINPROT by default when the EXTSUP voltage is lower than 4.6 V (typical).

If the VINPROT is expected to go to high levels, there can be excessive power dissipation in this regulator when using large external MOSFETs. In this case, it is advantageous to power this regulator from the EXTSUP pin, which can be connected to a supply lower than VINPROT but high enough to provide the gate drive. When EXTSUP is connected to a voltage greater than 4.6 V, the linear regulator automatically switches to EXTSUP as its input to provide this advantage. This automatic switch-over to EXTSUP can only happen once the TPS65311- Q1 device reaches ACTIVE mode. Efficiency improvements are possible when one of the switching regulator rails from the TPS65311-Q1, or any other voltage available in the system is used to power EXTSUP. The maximum voltage that must be applied to EXTSUP is 12 V.

RESET

RESN and PRESN are open drain outputs which are active if one or more of the conditions listed in [Table](#page-24-0) 2 are valid. RESN active (low) is extended for $t_{RESNHOLD}$ after a reset is triggered. RESN is the main processor reset and also asserts PRESN as a slave signal.

PRESN is latched and is released when window trigger mode of the watchdog is enabled (first rising edge at WD pin).

RESN and PRESN must keep the main processor and peripheral devices in a defined state during power up and power down in case of improper supply voltages or a critical failure condition. Therefore, for low supply voltages the topology of the reset outputs specify that RESN and PRESN are always held at a low level when RESN and PRESN are asserted, even if V_{IN} falls below V_{POR} or the device is in SHUTDOWN mode.

Any reset event (without POR, thermal shutdown, or loss of LPM clock) increments the error counter (EC) by one. After a reset is consecutively triggered N_{RES} times, the device transfers to the LPM0 state, and the EC is reset to 0. The counter is decremented by one if an SPI LPM0_CMD is received. Alternatively, the device can be put in LOCK state once an SPI LOCK_CMD is received. Once the device is locked, it cannot be activated again by a wake condition. The reset counter and lock function avoid cyclic start-up and shut-down of the device in case of a persistent fault condition. The reset counter content is cleared with a POR condition, a thermal shutdown or a loss of LPM clock. Once the device is locked, a voltage below V_{POR} at VIN pin or a thermal shutdown condition are the only ways to unlock the device.

SOFT START

The output voltage slopes of BUCK, BOOST and LDO regulators are limited during ramp-up (defined by t_{STARTx}). During this period the target output voltage slowly settles to its final value, starting from 0 V. In consequence, regulators that offer low-side transistors (BUCK1, BUCK2 and BUCK3) actively discharge their output rails to the momentary ramp-value if previously charged to a higher value.

Operating Modes

INIT

Coming from a power-on reset the device enters INIT mode. The configuration data from the EEPROM is loaded in this mode. If the checksum is valid and the internal VREG monitor is indicating an undervoltage condition (selftest VREG comparator), the device enters TESTSTART.

Texas **NSTRUMENTS**

TESTSTART

TESTSTART mode is entered:

- After the INIT state (coming from power on)
- After detecting that $VT > VT_{TH-H}$
- After ERROR mode and the fail condition is gone
- After a wake command in LPM0

In this mode the OV/UV comparators of BUCK1-3, BOOST, LDO and VIO are tested. The test is implemented in such a way that during this mode all comparators have to deliver a 1 (fail condition). If this is the case the device enters TESTSTOP mode.

If this is not the case, the device stays in TESTSTART. If the WAKE pin is low, the device enters LPM0 after t_{timeout}. If pin WAKE is high, the part stays in TESTSTART.

TESTSTOP

In this mode the OV/UV comparators are switched to normal operation. It is expected that only the UV comparators give a fail signal. In case there is an OV condition on any rail or one of the rails has an overtemperature the device stays in TESTSTOP. If the WAKE pin is low the device enters LPM0 mode after $t_{timeout}$. If the WAKE pin is high, the part stays in TESTSTOP. If there is no overvoltage and overtemperature detected, the part enters VTCHECK mode.

VTCHECK

VTCHECK mode is used to:

- 1. Switch on external GPFET in case VIN $<$ V_{OVTH L}
- 2. Turn on VREG regulator and VT_REF
- 3. Check if voltage on pin $VT < VT_{TH-1}$
- 4. Check if SMPS clock is running correctly
- 5. Check if VREG,VT_REF exceed the minimum voltage

If all checks are valid the part enters the RAMP state. In case the device is indicating a malfunction and the WAKE pin is low, the device enters LPM0 after $t_{timeout}$ to reduce current consumption.

In case the voltage monitors detect an overvoltage condition on BUCK1-3/LDO, a loss of GND or an overtemperature condition on BUCK1-3 / VREG the device enters ERROR mode and the error counter is increased.

RAMP

In this mode the device runs through the power-up sequencing of the SMPS rails (see [Figure](#page-26-0) 18).

Power-up Sequencing

After the power-up sequence (described in [Figure](#page-26-0) 18), all blocks are fully functional. BUCK1 starts first. After t_{SFO2} elapses and BUCK1 is above the undervoltage threshold, BUCK2 and BOOST start. BUCK3 and VREF start one t_{SEQ1} after BUCK2. After the release of RESN pin, the μ C can enable the LDO per SPI by setting bit 4 LDO_EN in PWR_CONFIG register to 1 (per default, this LDO_EN is set to 0 after each reset to the µC).

In case any of the following conditions occurduring power-up sequencing, the device enters ERROR mode and the error counter (EC) is increased:

- Overtemperature on BUCK1-3 or VREG
- Overvoltage on BUCK1-3 or LDO
- Overcurrent on BUCK1
- SMPS clock fail
- VT_REF/VREG undervoltage
- Loss of GND

In case $VT > VT_{TH-H}$, the device transitions to TESTSTART.

After the power-up sequence is completed (except LDO) without detecting an error condition, the device enters ACTIVE mode.

Power-down Sequencing

There is no dedicated power-down sequencing. All rails are switched off at the same time. The external FETs of BUCK1 are switched off and the outputs of BUCK2/3/BOOST (PHx) and the LDO are switched in a highimpedance state.

ACTIVE

This is the normal operating mode of the device. Transitions to other modes:

→ ERROR

The device is forced to go to ERROR in case of:

- Any RESET event (without watchdog reset)
- VREG/VREF/VT_REF below undervoltage threshold
- SMPS clock fail

During the transition to ERROR mode the EC is incremented.

→ LOCKED

In case a dedicated SPI command (SPI_LOCK_CMD) is issued.

→ TESTSTART

The device moves to TESTSTART after detecting that $VT < VT_{TH-L}$.

\rightarrow **LPM0**

The device can be forced to enter LPM0 with a SPI LPM0 command. During this transition the EC is decremented.

If the EC reaches the N_{RES} value, the device transitions to LPM0 mode and EC is cleared. Depending on the state of the WAKE pin, the device remains in LMP0 (WAKE pin low) or restart to TESTSTART (WAKE pin high). To indicate the device entered LPM0 after EC reached N_{RES} value, a status bit EC_OF (error counter overflow, SYS_STAT bit 3) is set. The EC_OF bit is cleared on read access to the SYS_STAT register.

A watchdog reset in ACTIVE mode only increases the EC, but it does not change the device mode.

ERROR

In this mode all power stages and the GPFET are switched off. The devices leave ERROR mode and enter TESTSTART if:

- All rails indicate an undervoltage condition
- No GND loss is detected
- No overtemperature condition is detected

When the EC reaches the N_{RES} value, the device transitions to LPM0 and the EC is cleared. To indicate the device entered LPM0 after EC reached N_{RES} , a status bit EC_OF (error counter overflow, SYS_STAT bit 3) is set. The EC_OF bit is cleared on read access to the SYS_STAT register.

LOCKED

Entering this mode disables the device. The only way to leave this mode is through a power-on reset, thermal shutdown, or the loss of an LPM clock.

LPM0

Low-power mode 0 is used to reduce the quiescent current of the system when no functionality is needed. In this mode the GPFET and all power rails except for DVDD are switched off.

In case a voltage > V_{WAKE} on longer than t_{WAKE} is detected on the WAKE pin, the part switches to TESTSTART mode.

SHUTDOWN

The device enters and stays in this mode, as long as $T_J > T_{SDTH}$ - T_{SDHY} or $V_{IN} < V_{POR}$ or DVDD under or overvoltage, or loss of low power clock is detected. Leaving this mode and entering INIT mode generates an internal POR.

Power-on Reset Flag

The POR flag in the SYS_STAT SPI register is set:

- When V_{IN} is below the V_{POR} threshold
- System is in thermal shutdown
- Over or undervoltage on DVDD
- Loss of low power clock

WAKE PIN

Only when the device is in LPM0 mode, it can be activated by a positive voltage on the WAKE pin with a minimum pulse width t_{WAKE}. A valid wake condition is latched. Normal deactivation of the device can only occur through the SPI Interface by sending an SPI command to enter LMP0. Once in LMP0, the device stays in LPM0 when the WAKE pin is low, or restarts to TESTSTART when the WAKE pin is high.

The WAKE pin has an internal pulldown resistance $R_{PD-WAKE}$, and the voltage on the pin is not allowed to exceed 60 V. A higher voltage compliance level in the application can be achieved by applying an external series resistor between the WAKE pin and the external wake-up signal.

The device cannot be re-enabled by toggling the WAKE pin when the device is in LOCKED state (by SPI command).

INSTRUMENTS

Texas

IRQ Pin

The IRQ pin has two different functions. In OPERATING mode, the pin is forced low when the voltage on the battery line is below the $V_{SSENSETHx}$ threshold. The IRQ pin is low as long as PRESN is low. If PRESN goes high and the battery line is already below the $V_{\text{SSENSETHx}}$ threshold, the IRQ pin is forced high for t_{VSSENSE} BLK.

VBAT Undervoltage Warning

- Low battery condition on VSSENSE asserts IRQ output (interrupt for µC, open drain output)
- Sense input can be directly connected to VBAT through the resistor
- Detection threshold for undervoltage warning can be selected through the SPI.
- An integrated filter time avoids false reaction due to spikes on the VBAT line.

VIN Over or Undervoltage Protection

- Undervoltage is monitored on the V_{IN} line, for POR generation.
- Two V_{IN} overvoltage shutdown thresholds (V_{OVTH}) can be selected through the SPI. After POR, the lower threshold is enabled.
- During LPM0, only the POR condition is monitored.
- An integrated filter time avoids false reaction due to spikes on the V_{IN} line.
- In case of overvoltage, the external PMOS is switched off to protect the device. The BUCK1 controller is not switched off and it continues to run until the undervoltage on VREG or BUCK1 output is detected.

Figure 20. Over or Undervoltage Detection Circuitry

External Protection

The external PMOS switch is disabled if:

- The device detects V_{IN} overvoltage
- The device is in ERROR, LOCKED, POR, INIT, TESTSTART, TESTSTOP or LPM0 mode

NOTE Depending on the application, the external PMOS may be omitted as long as VBAT < 40 V

Figure 21. PMOS Control Circuitry

Overtemperature Detection and Shutdown

There are two levels of thermal protection for the device.

Overtemperature is monitored locally on each regulator.

OT for BUCK1-3: If a thermal monitor on the buck rails reaches a threshold higher than T_{OTTH}, the device enters ERROR mode. Leaving ERROR mode is only possible if the temperature is below $T_{\text{OTH}}-T_{\text{OTH}}$.

OT for **BOOST/LDO**: If the temperature monitor of the boost or the LDO reaches the T_{OTTH} threshold, the corresponding regulator is switched off.

Overtemperature Shutdown: is monitored on a central die position. In case the T_{SDTH} is reached, the device enters shutdown mode. It leaves shutdown when the TSD sensor is below $T_{SDTH} - T_{SDHY}$. This event internally generates a POR.

Independent Voltage Monitoring

The device contains independent voltage-monitoring circuits for BUCK1–3, LDO, VIO and BOOST. The reference voltage for the voltage monitoring unit is derived from an independent bandgap. BUCKs 1–3 use separate input pins for monitoring. The monitoring circuit is implemented as a window comparator with an upper and lower threshold.

If there is a violation of the upper (only LDO [RAMP, VTCHECK], or BUCK1–3) or lower threshold (only BUCK1–3, or VIO), the device enters ERROR mode, RESN and PRESN are asserted low, the external PMOS (main system switch) is switched off, and the EC is incremented.

In TESTSTART mode, a self-test of the independent voltage monitors is performed.

In case any of the supply rails for BUCK2/3, LDO or BOOST are not used in the application, the respective VMON2/3 or VSENSE4/5 pin of the unused supply must be connected to VMON1. Alternatively, the VSENSE4 pin can also be connected directly to ground in case the LDO is not used.

GND Loss Detection

All power grounds PGNDx are monitored. If the voltage difference to GND exceeds $V_{GLTH-low}$ or $V_{GLTH-high}$, the device enters ERROR mode. RESN and PRESN are asserted low, the external PMOS (main system switch) is switched off, and the EC is incremented.

Reference Voltage

The device includes a precise voltage reference output to supply a system ADC. If this reference voltage is used in the application, a decoupling capacitor between 0.6 and 5 µF must be used. If this reference voltage is not used in the application, this decoupling capacitor can be left out. The VREF output is enabled in RAMP state. The output is protected against a short to GND.

Shutdown Comparator

An auxiliary, short circuit protected output supplied from DVDD is provided at the VT_REF pin. It is used as a reference for an external resistive divider to the VT pin. In case a voltage > VTTH is detected on the VT pin, the main switch (external PMOS driven by GPFET) is switched off. This functionality can be used to monitor over and under temperature (using a NTC resistor) to avoid operation below or above device specifications.

If the voltage at VT_REF falls below V_{VT} _{REF SH} while the shutdown comparator is enabled, an ERROR transition occurs. The shutdown comparator is enabled in VTCHECK state, and can be turned off by SPI. Disabling the comparator saves power by also disabling the VT_REF output.

LED and High-Side Switch Control

This module controls an external PMOS in current-limited high-side switch.

The current levels can be adjusted with an external sense resistor. Enable and disable is done with the HS_EN bit. The switch is controlled by the HSPWM input pin. Driving HSPWM high turns on the external FET.

The device offers an open load diagnostic indicated by the HS_OL flag in the SPI register PWR_STAT. Open load is also indicated in case the voltage on VINPROT–VSSENSE does not drop below the threshold when PWM is low (self-test).

A counter monitors the overcurrent condition to detect the risk of overheating. While HSPWM = high and HS_EN = high the counter is incremented during overcurrent conditions, and decremented if the current is below the overcurrent threshold at a sampling interval of $t_{S HS}$ (shown in [Figure](#page-33-0) 23). When reaching a net current limit time of $t_{HSS,Cl}$, the driver is turned off and the HS_EN bit is cleared. This feature can be disabled by SPI bit HS CLDIS. When HS EN is cleared, the counter is reset.

Figure 22. High-Side Control Circuit

NOTE

In case the LED or High-Side Switch Control is not used in the application, HSSENSE must be connected to VINPROT.

Window Watchdog

WD in Operating Mode

The WD is used to detect a malfunction of the MCU and DSP. Description:

- Timeout trigger mode with long timing starts on the rising edge at RESN
- Window trigger mode with fixed timing after the first and each subsequent rising edge at the WD pin
- Watchdog is triggered by rising edge at the WD pin

A watchdog reset happens by:

- A trigger pulse outside the WD trigger open window
- No trigger pulse during window time

After the RESN pin is released (rising edge) the DSP and MCU must trigger the WD by a rising edge on the WD pin within a fixed time t_{timeout}. With this first trigger, the window watchdog functionality is released.

Figure 24. WD Window Description

Timeout in Start-up Modes

A timer is used to limit the time during which the device can stay in each of the start-up modes: TESTSTART, TESTSTOP, VTCHECK and RAMP. If the device enters one of these start-up modes and V_{IN} or VT is not in a proper range, the part enters LPM0 after t_{timeout} is elapsed and the WAKE pin is low.

SPI

The SPI provides a communication channel between the TPS65311-Q1 and a controller. The TPS65311-Q1 is always the slave. The controller is always the master. The SPI master selects the TPS65311-Q1 by setting CSN (chip select) to low. SDI (slave in) is the data input, SDO (slave out) is the data output, and SCK (serial clock input) is the SPI clock provided by the master. If chip select is not active (high), the data output SDO is high impedance. Each communication consist of 16 bits.

1 bit parity (odd) (parity is built over all bits including: R/W, CMD_ID[5:0], DATA[7:0])

1 bit R/W; read = 0 and write = 1

6 bits CMD identifier

8 bits data

Figure 25. SPI Bit-Frame

Each command is valid if:

- A valid CMD_ID is sent
- The parity bit (odd) is correct
- Exactly 16 SPI clocks are counted between falling and rising edge of CSN

The response to each master command is given in the following SPI cycle. The response address is the CMD_ID of the previous sent message and the corresponding data byte. The response data is latched with the previous cycle such that a response to a write command is the status of the register before the write access. (Same response as a read access.) The response to an invalid command is the original command with the correct parity bit. The response to an invalid number of SPI clock cycles is a SPI_SCK_FAIL communication (CMD_ID = 0x03). Write access to a read-only register is not reported as an SPI error and is treated as a read access. The initial answer after the first SPI command sent is: CMD ₁ $D[5:0]$ = 0x3F and Data[7:0] 0x5A.

FSI Bit

The slave transmits an FSI bit between the falling edge of CSN and the rising edge of SCK. If the SDO line is high during this time, a failure occurred in the system and the MCU must use the PWR_STAT to get the root cause. A low level of SDO indicates normal operation of the device.

The FSI bit is set when: PWR_STAT ! = $0x00$, or $(SYS_STAT$ and $0x98$! = $0x00$, or SPI_STAT ! = $0x00$. The FSI is cleared when all status flags are cleared.

Register Map

Register Description

SPI_SCK_FAIL 0x03

Comment: This flag is cleared after its content is transmitted to the master.

[TPS65311-Q1](http://www.ti.com/product/tps65311-q1?qgpn=tps65311-q1)

www.ti.com SLVSCA6A –OCTOBER 2013–REVISED OCTOBER 2013

Sending a lock command (0x55) brings the device into LOCK mode. Only a POR brings the device out of this state.

[TPS65311-Q1](http://www.ti.com/product/tps65311-q1?qgpn=tps65311-q1)

SLVSCA6A –OCTOBER 2013–REVISED OCTOBER 2013 **www.ti.com**

Bit Name Bit No. Description High-side switch open load condition HS_OL 0 0: 1: Open load at high side

Bit indicates current OL condition of high side (no flag)

Bit Name Bit No. Description Actual error flag counter EC [2:0] $\begin{vmatrix} 0.2 & 0 \\ 0 & 0 \end{vmatrix}$ 0.2 $1:$ *Error Counter is only deleted with a POR

Texas
Instruments

[TPS65311-Q1](http://www.ti.com/product/tps65311-q1?qgpn=tps65311-q1)

www.ti.com SLVSCA6A –OCTOBER 2013–REVISED OCTOBER 2013

Comment: This flag is cleared after its content is transmitted to the master.

Bit Name Bit No. Description BUCK2 enable flag BUCK2_EN 6 0: 1: Enable BUCK2

[TPS65311-Q1](http://www.ti.com/product/tps65311-q1?qgpn=tps65311-q1)

SLVSCA6A –OCTOBER 2013–REVISED OCTOBER 2013 **www.ti.com**

[TPS65311-Q1](http://www.ti.com/product/tps65311-q1?qgpn=tps65311-q1)

٦

www.ti.com/default.com/default.com/default.com/default.com/default.com/default.com/default.com/default.com/default.com/default.com/default.com/default.com/default.com/default.com/default.com/default.com/default.com/defaul

The VT monitor cannot be turned on after it was turned off. Turn on only happens during power up in the VTCHECK state.

CLOCK_CONFIG 0x33

Changes from Original (October 2013) to Revision A Page

www.ti.com 19-Oct-2013

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

PACKAGE MATERIALS INFORMATION

Texas
Instruments

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Texas
Instruments

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Oct-2013

*All dimensions are nominal

MECHANICAL DATA

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- В. This drawing is subject to change without notice.
- $\mathbb{C}.$ QFN (Quad Flatpack No-Lead) Package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. Ε. Package complies to JEDEC MO-220. F.
- $\sqrt{6}$ Slot/Dimple added to external leads.

RVJ (S-PVQFN-N56)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: All linear dimensions are in millimeters

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated