

**[Order](http://www.ti.com/product/TPS65268-Q1?dcmp=dsproject&hqs=sandbuy&#samplebuy)** Now



#### **[TPS65268-Q1](http://www.ti.com/product/tps65268-q1?qgpn=tps65268-q1)**

SLVSE48A –JANUARY 2018–REVISED JANUARY 2018

# **TPS65268-Q1 4-V to 8-V, 3-A, 2-A, 2-A Triple Synchronous Step-Down Converter**

**Technical [Documents](http://www.ti.com/product/TPS65268-Q1?dcmp=dsproject&hqs=td&#doctype2)** 

### <span id="page-0-1"></span>**1 Features**

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
	- Device Temperature Grade 1: –40°C to +125°C Operating Junction Temperature
	- Device HBM ESD Classification Level 2
	- Device CDM ESD Classification Level C4B
- Operating Input Voltage Range 4- to 8-V Maximum Continuous Output Current 3 A, 2 A, 2 A
- Feedback Reference Voltage 0.6 V ±1%
- Adjustable Clock Frequency from 200 kHz to 2.3 MHz
- Forced Continuous Current Mode (FCCM)
- **External Clock Synchronization**
- Dedicated Enable and Soft-Start Pins for Each Buck
- Output Voltage Power Good Indicator
- **Thermal Overloading Protection**

## <span id="page-0-2"></span><span id="page-0-0"></span>**2 Applications**

- Automotive
- Car Audio and Video
- Home Gateway and Access Point Networks
- **Surveillance**



## **3 Description**

Tools & [Software](http://www.ti.com/product/TPS65268-Q1?dcmp=dsproject&hqs=sw&#desKit)

The TPS65268-Q1 device incorporates triplesynchronous buck converters with 4- to 8-V wide input voltage. The converter with constant frequency peak current mode is designed to simplify its application while giving designers options to optimize the system according to targeted applications. The switching frequency of the converters is adjustable from 200 kHz to 2.3 MHz with an external resistor. Operation that is 180° out-of-phase between BUCK1 and BUCK2, and BUCK3 (BUCK2 and BUCK3 run in phase) minimizes the input filter requirements.

Support & **[Community](http://www.ti.com/product/TPS65268-Q1?dcmp=dsproject&hqs=support&#community)** 

 $22$ 

Each buck converter in the TPS65268-Q1 device operates in forced continuous-current mode (FCCM) at light load condition for reduced output voltage ripple and improved load transient response.

The TPS65268-Q1 device features overvoltage, overcurrent, short-circuit, and overtemperature protection.

#### **Device Information[\(1\)](#page-0-0)**



(1) For all available packages, see the orderable addendum at the end of the data sheet.



## **Application Schematic Efficiency vs Output Load**

2

# **Table of Contents**





## <span id="page-1-0"></span>**4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### **Changes from Original (January 2018) to Revision A Page**



Texas<br>Instruments



## <span id="page-2-0"></span>**5 Pin Configuration and Functions**



No electric signal is down bonded to thermal pad inside the device. Exposed thermal pad must be soldered to PCB for optimal thermal performance.

#### **Pin Functions**



(1)  $I = Input, O = Output, P = Supply, G = Ground$ 

**[TPS65268-Q1](http://www.ti.com/product/tps65268-q1?qgpn=tps65268-q1)** SLVSE48A –JANUARY 2018–REVISED JANUARY 2018 **[www.ti.com](http://www.ti.com)**

Texas<br>Instruments

## **Pin Functions (continued)**





## <span id="page-4-0"></span>**6 Specifications**

## <span id="page-4-1"></span>**6.1 Absolute Maximum Ratings**

over operating free-air temperature (unless otherwise noted) $<sup>(1)</sup>$ </sup>



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### <span id="page-4-2"></span>**6.2 ESD Ratings**



(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## <span id="page-4-3"></span>**6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)



#### <span id="page-4-4"></span>**6.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *[Semiconductor](http://www.ti.com/lit/pdf/spra953) and IC Package Thermal Metrics* application [report.](http://www.ti.com/lit/pdf/spra953)

SLVSE48A –JANUARY 2018–REVISED JANUARY 2018 **[www.ti.com](http://www.ti.com)**

**STRUMENTS** 

Texas

### <span id="page-5-0"></span>**6.5 Electrical Characteristics**

 $V_{\text{IN}}$  = 5 V, f<sub>SW</sub> = 2 MHz, –40°C ≥ T<sub>J</sub> ≥ 125°C, typical values are at T<sub>J</sub> = 25°C (unless otherwise noted)



<span id="page-5-1"></span>(1) Lab validation result

6



### **Electrical Characteristics (continued)**

 $V_{IN}$  = 5 V, f<sub>SW</sub> = 2 MHz, –40°C ≥ T<sub>J</sub> ≥ 125°C, typical values are at T<sub>J</sub> = 25°C (unless otherwise noted)



## <span id="page-6-0"></span>**6.6 Timing Requirements**



(1) Lab validation result

**[TPS65268-Q1](http://www.ti.com/product/tps65268-q1?qgpn=tps65268-q1)**

SLVSE48A –JANUARY 2018–REVISED JANUARY 2018 **[www.ti.com](http://www.ti.com)**

**STRUMENTS** 

**FXAS** 

## **6.7 Typical Characteristics**

 $T_A = 25^{\circ}$ C, V<sub>IN</sub> = 5 V, V<sub>OUT1</sub> = 1.5 V, V<sub>OUT2</sub> = 1.2 V, V<sub>OUT3</sub> = 2.5 V, f<sub>SW</sub> = 2 MHz (unless otherwise noted)

<span id="page-7-0"></span>



#### **Typical Characteristics (continued)**

<span id="page-8-0"></span>

**[TPS65268-Q1](http://www.ti.com/product/tps65268-q1?qgpn=tps65268-q1)**

SLVSE48A –JANUARY 2018–REVISED JANUARY 2018 **[www.ti.com](http://www.ti.com)**

**ISTRUMENTS** 

**EXAS** 

### **Typical Characteristics (continued)**





#### **Typical Characteristics (continued)**





## <span id="page-11-0"></span>**7 Detailed Description**

### <span id="page-11-1"></span>**7.1 Overview**

The TPS65268-Q1 device is a monolithic triple synchronous step-down (buck) converter with 3-A, 2-A, 2-A output currents. The feedback voltage reference for each buck converter is 0.6 V. Each buck converter is independent with dedicated enable, soft-start, and loop compensation pins.

In the light load condition, the converter operates at continuous current mode (CCM) with a fixed frequency for optimized output ripple.

The TPS65268-Q1 device implements a constant-frequency, peak current-mode control that simplifies external loop compensation. The wide switching frequency of 200 kHz to 2.3 MHz allows for optimizing system efficiency, filtering size, and bandwidth. The switching frequency can be adjusted with an external resistor connecting between the ROSC pin and ground. The TPS65268-Q1 device also has an internal phase-locked loop (PLL) controlled by the ROSC pin that can be used to synchronize the switching cycle to the falling edge of an external system clock. The switching clock of BUCK1 is 180° out-of-phase operation from the clocks of BUCK2 and BUCK3 channels to reduce input current ripple, input capacitor size, and power-supply-induced noise.

The TPS65268-Q1 device is designed for safe monotonic startup into prebiased loads. The default startup is when the input voltage ( $V_{IN}$ ) is typically 3.8 V. The ENx pin can also be used to adjust the undervoltage lockout (UVLO) of the input voltage with an external resistor divider. In addition, the ENx pin has an internal 3.9-µA current source, so the ENx pin can be left floating to automatically power up the converters.

The TPS65268-Q1 device reduces the external component count by integrating the bootstrap circuit. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor between the BST and LXx pins. A UVLO circuit monitors the bootstrap capacitor voltage ( $V_{BST}V_{LX}$ ) in each buck converter. When the  $V_{BST}V_{LX}$  voltage drops to the threshold, the LXx pin is pulled low to recharge the bootstrap capacitor. The TPS65268-Q1 device can operate at 100% duty cycle as long as the bootstrap capacitor voltage is higher than the BOOT-LX UVLO threshold, which is typically 2.1 V.

The TPS65268-Q1 device has power-good comparators with hysteresis, which monitor the output voltages through internal feedback voltages. The device also features the PGOOD pin to supervise output voltages of the buck converter. When all buck converters are in the regulation range and power sequence is complete, the PGOOD pin is asserted high.

The soft-start and tracking pin (SSx) is used to minimize inrush currents or provide power-supply sequencing during power up. A small value capacitor or resistor divider is connected to the pin for soft-start or voltage tracking.

The TPS65268-Q1 device is protected from overload and overtemperature fault conditions. The converter minimizes excessive output overvoltage transients by taking advantage of the power-good comparator. During an output overvoltage condition, the high-side MOSFET is turned off until the internal feedback voltage is lower than 105% of the 0.6-V reference voltage. The TPS65268-Q1 device implements both high-side MOSFET overload protection and bidirectional low-side MOSFET overload protections to avoid inductor current runaway. If the overcurrent (OC) condition has lasted for more than the OC wait time (256 clock cycle), the converter shuts down and restarts after the hiccup time (8192 clock cycles). The TPS65268-Q1 device shuts down if the junction temperature is higher than thermal shutdown trip point. When the junction temperature drops 20°C typically below the thermal shutdown trip point, the TPS65268-Q1 device is restarted under control of the soft-start circuit automatically.



### <span id="page-12-0"></span>**7.2 Functional Block Diagram**



#### Copyright © 2017, Texas Instruments Incorporated

### <span id="page-12-1"></span>**7.3 Feature Description**

### **7.3.1 Adjusting the Output Voltage**

The output voltage of each buck converter is set with a resistor divider from the output of the buck converter to the FB pin as shown in [Figure](#page-13-0) 21. TI recommends using1% tolerance or better resistors. Use [Equation](#page-13-1) 1 to calculate the value of R2.

(1)

#### **Feature Description (continued)**



**Figure 21. Voltage Divider Circuit**

$$
R2 = R1 \times \frac{0.6}{V_{\text{OUT}} - 0.6}
$$

<span id="page-13-2"></span>To improve efficiency at light loads, consider using larger value resistors. If the values are too high, the regulator is more sensitive to noise. [Table](#page-13-2) 1 lists the recommended resistor values.



#### **Table 1. Output Resistor Divider Selection**

#### **7.3.2 Enable and Adjusting UVLO**

The ENx pin provides electrical on and off control of the device. After the ENx pin voltage exceeds the threshold voltage, the device starts operation. If each ENx pin voltage is pulled below the threshold voltage, the regulator stops switching and enters a low quiescent-current  $(I<sub>O</sub>)$  state.

The ENx pin has an internal pullup current source, allowing the user to float the ENx pin to enable the device. If an application requires controlling the ENx pin, use open-drain or open-collector output logic to interface with the pin.

<span id="page-13-1"></span><span id="page-13-0"></span>OUT - 0.0<br>
ency at light loads<br>
to noise. Table 1<br>
our<br>
our<br>
vides electrical or<br>
ce starts operation<br>
ce starts operation<br>
an internal pullu<br>
quires controlling<br>
ements internal U<br>
ternal UVLO three<br>
00 mV. If an appl<br>
(I The device implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal UVLO threshold of the input voltage. The internal UVLO threshold of the input voltage has a hysteresis of 500 mV. If an application requires either a higher UVLO threshold on the VIN pin or a secondary UVLO on the PVINx in split-rail applications, then the user can configure the ENx pin as shown in [Figure](#page-14-0) 22, [Figure](#page-14-0) 23, and [Figure](#page-14-1) 24. When using the external UVLO function, TI recommends setting the hysteresis higher than 500 mV.

<span id="page-13-3"></span>The ENx pin has a small pullup current,  $I_p$ , which sets the default state of the pin to enable when no external components are connected. The pullup current is also used to control the voltage hysteresis for the UVLO function because it increases by  $I<sub>h</sub>$  after the ENx pin crosses the enable threshold. Use [Equation](#page-13-3) 2 and [Equation](#page-14-2) 3 to calculate the UVLO thresholds.

$$
R1 = \frac{V_{START}\left(\frac{V_{ENFALLING}}{V_{ENRISING}}\right) - V_{STOP}}{I_p \left(1 - \frac{V_{ENFALLING}}{V_{ENRISING}}\right) + I_h}
$$



#### <span id="page-14-2"></span> $(I_h + I_p)$ ENFALLING  $\text{STOP} = \textsf{V}$ ENFALLING  $\texttt{+N}$  l $\textsf{h}$   $\texttt{+}$  lp  $R2 = \frac{R1 \times V_1}{V_1}$  $V_{\rm STOP} - V_{\rm FNFAI~I~ING} + R1 (I_h + I)$  $\times$  $R2 =$ – V<sub>ENFALLING</sub> + R1( I<sub>h</sub> +

where

- $I_h = 3 \mu A$
- $I_p = 3.9 \mu A$
- $V_{ENRISING}$  = 1.2 V
- $V_{ENFALLING} = 1.15 \text{ V}$  (3)



<span id="page-14-0"></span>



**Figure 22. Adjustable VIN UVLO Figure 23. Adjustable PVIN UVLO, VIN > 4 V**



**Figure 24. Adjustable VIN and PVIN UVLO**

#### <span id="page-14-1"></span>**7.3.3 Soft-Start Time**

The voltage on the respective SSx pin controls the startup of buck output. When the voltage on the SSx pin is less than the internal 0.6-V reference, the TPS65268-Q1 device regulates the internal feedback voltage to the voltage on the SSx pin instead of 0.6 V. The SSx pin can be used to program an external soft-start function or to allow the output of buck converter to track another supply during start-up. The device has an internal pullup current source of 5.2 µA (typical) that charges an external soft-start capacitor to provide a linear ramping voltage at the SSx pin. The TPS65268-Q1 device regulates the internal feedback voltage to the voltage on the SSx pin, allowing the output voltage to rise smoothly from 0 V to the regulated voltage of the pin without inrush current. Use [Equation](#page-14-3) 4 to calculate the approximate soft-start time.

<span id="page-14-3"></span>
$$
t_{SS} (ms) = \frac{C_{SS} (nF) \times V_{ref} (V)}{I_{SS} (\mu A)}
$$

where

 $\bullet$  t<sub>SS</sub> is the soft-start time

**[TPS65268-Q1](http://www.ti.com/product/tps65268-q1?qgpn=tps65268-q1)** SLVSE48A –JANUARY 2018–REVISED JANUARY 2018 **[www.ti.com](http://www.ti.com)**



- $\bullet$  C<sub>SS</sub> is the soft-start capacitance
- $I_{SS}$  is the soft-start current
- $V_{ref}$  is the reference voltage  $(4)$

Many of the common power-supply sequencing methods can be implemented using the SSx and ENx pins. [Figure](#page-15-0) 25 shows the method implementing ratiometric sequencing by connecting the SSx pins of the three buck channels. The regulator outputs ramp up and reach regulation at the same time. When calculating the soft-start time, the pullup current source must be tripled in [Equation](#page-14-3) 4.



**Figure 25. Ratiometric Power-Up Using SSx Pins**

<span id="page-15-1"></span><span id="page-15-0"></span>The user can implement simultaneous power-supply sequencing by connecting the capacitor to the SSx pin, shown in [Figure](#page-16-0) 26. Use [Equation](#page-15-1) 4 and Equation 5 to calculate the value of the capacitors.

$$
\frac{C_{SS1}}{V_{OUT1}} = \frac{C_{SS2}}{V_{OUT2}} = \frac{C_{SS3}}{V_{OUT3}}
$$
\n(5)





**Figure 26. Simultaneous Startup Sequence Using SSx Pins**

#### <span id="page-16-0"></span>**7.3.4 Power-Up Sequencing**

The TPS65268-Q1 device has a dedicated enable pin and soft-start pin for each converter. The converter enable pins are biased by a current source that allows for easy sequencing by the addition of an external capacitor. Disabling the converter with an active pulldown transistor on the ENx pin allows for predictable power-down timing operation. [Figure](#page-17-0) 27 shows the timing diagram of a typical buck power-up sequence with connecting a capacitor at the ENx pin.

A typical 1.4-µA current is charging the ENx pin from the input supply. When the ENx pin voltage rises to typical 0.4 V, the internal V7V LDO regulator turns on. A 3.9-µA pullup current sources the ENx pin. After the ENx pin voltage reaches the ENx enabling threshold, a 3-µA hysteresis current sources to the pin to improve noise sensitivity. The internal soft-start comparator compares the SSx pin voltage to 1.2 V. When the SSx pin voltage ramps up to 1.2 V, PGOOD monitor is enabled. After PGOOD deglitch time, PGOOD is deasserted. The SSx pin voltage is eventually clamped around 2.1 V.

**INSTRUMENTS** 

Texas



**Figure 27. Startup Power Sequence**

### <span id="page-17-0"></span>**7.3.5 V7V Low-Dropout Regulator and Bootstrap**

Power for the high-side and low-side MOSFET drivers and most other internal circuitry is derived from the V7V pin. The internal built-in low-dropout (LDO) linear regulator supplies 4.96 V (typical) from 5 V V<sub>IN</sub> to the V7V voltage. The user should connect a 1-µF ceramic capacitor from the V7V pin to power ground.

If the input voltage decreases to the UVLO threshold voltage, the UVLO comparator detects the V7V pin voltage and forces the converter off.

Each high-side MOSFET driver is biased from the floating bootstrap capacitor,  $C_B$ , shown in [Figure](#page-18-0) 28, which is normally recharged during each cycle through an internal low-side MOSFET or the body diode of a low-side MOSFET when the high-side MOSFET turns off. The boot capacitor is charged when the BST pin voltage is less than the input voltage and the BST-LX voltage is below regulation. TI recommends using a 47-nF ceramic capacitor. TI recommends using a ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher because of the stable characteristics over temperature and voltage. Each low-side MOSFET driver is powered from the V7V pin directly.

To improve dropout, the device is designed to operate at 100% duty cycle as long as the BST to LXx pin voltage is greater than the BST-LX UVLO threshold, which is typically 2.1 V. When the voltage between the BST and LXx pins drops below the BST-LX UVLO threshold, the high-side MOSFET is turned off and the low-side MOSFET is turned on allowing the boot capacitor to be recharged.





**Figure 28. V7V Linear Dropout Regulator and Bootstrap Voltage Diagram**

### <span id="page-18-0"></span>**7.3.6 Out-of-Phase Operation**

To reduce the input ripple current, the switch clock of BUCK1 is 180° out-of-phase from the clock of BUCK2 and BUCK3. This operation enables the system to have less input current ripple to reduce the size, cost, and EMI of the input capacitors.

### **7.3.7 Output Overvoltage Protection (OVP)**

The device incorporates an OVP circuit to minimize output voltage overshoot. When the output is overloaded, the error amplifier compares the actual output voltage to the internal reference voltage. If the FB pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier demands maximum output current. After the condition is removed, the regulator output rises and the error amplifier output transitions to the steady-state voltage. In some applications with small output capacitance, the load can respond faster than the error amplifier which leads to the possibility of an output overshoot. Each buck converter compares the FB pin voltage to the OVP threshold. If the FB pin voltage is greater than the OVP threshold, the high-side MOSFET is turned off preventing current from flowing to the output and minimizing output overshoot. When the FB voltage drops lower than the OVP threshold, the high-side MOSFET turns on at the next clock cycle.

### **7.3.8 Slope Compensation**

To prevent the subharmonic oscillations when the device operates at duty cycles greater than 50%, the TPS65268-Q1 devices adds built-in slope compensation, which is a compensating ramp to the switch current signal.

#### **7.3.9 Overcurrent Protection**

The device is protected from overcurrent conditions by cycle-by-cycle current limiting on both the high-side MOSFET and low-side MOSFET.

#### **[TPS65268-Q1](http://www.ti.com/product/tps65268-q1?qgpn=tps65268-q1)**

SLVSE48A –JANUARY 2018–REVISED JANUARY 2018 **[www.ti.com](http://www.ti.com)**



#### *7.3.9.1 High-Side MOSFET Overcurrent Protection*

The device implements current mode control that uses the COMP pin voltage to control the turnoff of the highside MOSFET and the turnon of the low-side MOSFET on a cycle-by-cycle basis. During each cycle, the switch current and the current reference generated by the COMP pin voltage are compared and, when the peak switch current intersects the current reference, the high-side switch is turned off.

#### *7.3.9.2 Low-Side MOSFET Overcurrent Protection*

While the low-side MOSFET is turned on, its conduction current is monitored by the internal circuitry. During normal operation, the low-side MOSFET sources current to the load. At the end of every clock cycle, the low-side MOSFET sourcing current is compared to the internally set low-side sourcing current limit. If the low-side sourcing current is exceeded, the high-side MOSFET is not turned on and the low-side MOSFET stays on for the next cycle. The high-side MOSFET is turned on again when the low-side current is below the low-side sourcing current limit at the start of a cycle.

The low-side MOSFET can also sink current from the load. If the low-side sinking current limit is exceeded, the low-side MOSFET is turned off immediately for the rest of that clock cycle. In this scenario both MOSFETs are off until the start of the next cycle.

Furthermore, if an output overload condition (as measured by the COMP pin voltage) has lasted for more than the hiccup wait time which is programmed for 256 switching cycles shown in [Figure](#page-19-0) 29, the device shuts down and restarts after the hiccup time of 8192 cycles. The hiccup mode helps to reduce the device power dissipation under severe overcurrent condition.





### <span id="page-19-0"></span>**7.3.10 Power Good**

The PGOOD pin is an open-drain output. When the feedback voltage of each buck converter is between 95% (rising) and 105% (falling) of the internal voltage reference, the PGOOD pin pulldown is deasserted and the pin floats. TI recommends using a pullup resistor with a value of 10 kΩ to 100 kΩ connected to a voltage source that is 5.5 V or less. The PGOOD pin is in a defined state when the VIN input voltage is greater than 1 V, but with reduced current sinking capability. The PGOOD pin achieves full current sinking capability after the VIN input voltage is above UVLO threshold, which is 3.8 V.



The PGOOD pin is pulled low when any feedback voltage of buck converter is lower than 92.5% (falling) or greater than 107.5% (rising) of the nominal internal reference voltage. Also, when the PGOOD pin is pulled low and during an UVLO condition on the input voltage, thermal shutdown is asserted, the ENx pin is pulled low, or the converter is in soft-start period.

#### *7.3.10.1 Adjustable Switching Frequency*

The ROSC pin can be used to set the switching frequency by connecting a resistor to ground. The switching frequency of the device is adjustable from 200 kHz to 2.3 MHz.

<span id="page-20-0"></span>To determine the ROSC resistance for a given switching frequency, use [Equation](#page-20-0) 6 or the curve in [Figure](#page-20-1) 30. To reduce the solution size, the user should set the switching frequency as high as possible, but consider tradeoffs of the supply efficiency and minimum controllable on-time.

$$
f_{\rm OSC}~(kHz) = 37254 \times R^{-0.966}~(k\Omega)
$$





**Figure 30. ROSC vs Switching Frequency**

<span id="page-20-1"></span>When an external clock applies to ROSC pin, the internal PLL has been implemented to allow internal clock synchronizing to an external clock from 200 kHz to 2300 kHz. To implement the clock synchronization feature, connect a square-wave clock signal to the ROSC pin with a duty cycle from 20% to 80%. The clock signal amplitude must transition lower than 0.4 V and higher than 2.0 V. The start of the switching cycle is synchronized to the falling edge of ROSC pin.

In applications where both resistor mode and synchronization mode are needed, the user can configure the device as shown in [Figure](#page-20-2) 31. Before an external clock is present, the device works in resistor mode and the ROSC resistor sets the switching frequency. When an external clock is present, the synchronization mode overrides the resistor mode. The first time the ROSC pin is pulled above the ROSC high threshold (2 V), the device switches from the resistor mode to the synchronization mode and the ROSC pin is in the high impedance state as the PLL starts to lock onto the frequency of the external clock. TI does not recommend switching from the synchronization mode back to the resistor mode because the internal switching frequency drops to 100 kHz first before returning to the switching frequency set by ROSC resistor.



<span id="page-20-2"></span>**Figure 31. Works With Resistor Mode and Synchronization Mode**

#### **[TPS65268-Q1](http://www.ti.com/product/tps65268-q1?qgpn=tps65268-q1)**

SLVSE48A –JANUARY 2018–REVISED JANUARY 2018 **[www.ti.com](http://www.ti.com)**



#### **7.3.11 Thermal Shutdown**

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 160°C (typical). The device reinitiates the power-up sequence when the junction temperature drops below 140°C (typical).

#### <span id="page-21-0"></span>**7.4 Device Functional Modes**

#### **7.4.1 Normal Operation**

When the input voltage is above the UVLO threshold and the ENx voltage is above the enable threshold, the TPS65268-Q1 device operates at continuous current mode (CCM) with a fixed frequency for optimized output ripple.

#### **7.4.2 Standby Operation**

When the TPS65268-Q1 device operates in normal CCM, the device can be placed in standby by pulling the ENx pin low.



## <span id="page-22-0"></span>**8 Application and Implementation**

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### <span id="page-22-1"></span>**8.1 Application Information**

The device is a triple-synchronous step-down DC-DC converter. The device is typically used to convert a higher DC voltage to lower DC voltages with continuous available output current of 3 A, 2 A, 2 A.

### <span id="page-22-2"></span>**8.2 Typical Application**

The following design procedure can be used to select component values for the TPS65268-Q1. This section presents a simplified discussion of the design process.



Copyright © 2016, Texas Instruments Incorporated

**Figure 32. Typical Application Schematic**

#### **8.2.1 Design Requirements**

<span id="page-22-3"></span>This example details the design of triple-synchronous step-down converter. A few parameters must be known to start the design process. These parameters are typically determined at the system level. For this example, start with the known parameters listed in [Table](#page-22-3) 2.



#### **Table 2. Design Parameters**

**NSTRUMENTS** 

**FXAS** 





#### **8.2.2 Detailed Design Procedure**

#### *8.2.2.1 Output Inductor Selection*

Use [Equation](#page-23-0) 7 to calculate the value of the output inductor. LIR is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor-ripple currents impacts the selection of the output capacitor because the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however, LIR is normally from 0.1 to 0.3 for the majority of applications. Use [Equation](#page-23-0) 7 to calculate the value of the inductor.

$$
L = \frac{V_{INmax} - V_{OUT}}{I_{OUT} \times LIR} \times \frac{V_{OUT}}{V_{INmax} \times f_{SW}}
$$
 (7)

<span id="page-23-1"></span><span id="page-23-0"></span>For the output filter inductor, the RMS current and saturation current ratings must not be exceeded. Use [Equation](#page-23-1) 8 and to calculate RMS inductor current ( $I_{Lms}$ ) and peak inductor current ( $I_{Lpeak}$ ).

<span id="page-23-2"></span>
$$
I_{Lrms} = \sqrt{I_{GUT}^{2} + \frac{\left(\frac{V_{OUT} \times (V_{INmax} - V_{OUT})}{V_{INmax} \times L \times f_{SW}}\right)^{2}}{12}}
$$
\n
$$
I_{Lpeak} = I_{OUT} + \frac{I_{ripple}}{2}
$$
\nwhere

\n
$$
V_{INmax} - V_{OUT} \quad V_{OUT}
$$
\n
$$
V_{OUT} \quad V_{OUT}
$$
\n18.10

$$
I_{\text{ripple}} = \frac{V_{\text{INmax}} - V_{\text{OUT}}}{L} \times \frac{V_{\text{OUT}}}{V_{\text{INmax}} \times f_{\text{SW}}}
$$

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults, or transient load conditions, the inductor current can increase above the peak inductor current level calculated in [Equation](#page-23-2) 9. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

#### *8.2.2.2 Output Capacitor Selection*

The three primary considerations for selecting the value of the output capacitor are:

- Output capacitor which determines the modulator pole
- Output voltage ripple
- How the regulator responds to a large change in load current

The output capacitance must be selected based on the most stringent of these three criteria.

The desired response to a large change in the load current is the first criterion. The output capacitor must supply the load with current when the regulator cannot. This situation would occur if the desired hold-up times for the regulator occur where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is also temporarily not able to supply sufficient output current if the current requirements of the load experience a large, fast increase, such as a transition from no load to full load. The regulator typically requires two or more clock cycles for the control loop to experience a change in load current and output voltage, and to adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for two clock cycles while only allowing a tolerable amount of droop in the output voltage. Use [Equation](#page-23-3) 10 to calculate the minimum output capacitance  $(C<sub>O</sub>)$  required to accomplish this.

<span id="page-23-3"></span>
$$
C_{OUT} = \frac{2 \times \Delta I_{OUT}}{f_{SW} \times \Delta V_{OUT}}
$$



where

- $\Delta I_{\text{OUT}}$  is the change in output current
- $f_{sw}$  is the regulators switching frequency
- $\Delta V_{\text{OUT}}$  is the allowable change in the output voltage (10)  $(10)$

<span id="page-24-0"></span>[Equation](#page-24-0) 11 calculates the minimum output capacitance required to meet the output voltage ripple specification.

$$
C_{OUT} > \frac{1}{8 \times f_{SW}} \times \frac{1}{\frac{V_{OUTripple}}{I}}
$$

**I**OUTripple

where

- $f_{SW}$  is the switching frequency
- $V_{\text{OUTripole}}$  is the maximum allowable output voltage ripple
- $I_{\text{OUTripole}}$  is the inductor ripple current (11)  $I_{\text{OUTripole}}$  (11)

<span id="page-24-1"></span>Use [Equation](#page-24-1) 12 to calculate the maximum ESR an output capacitor can have to meet the output voltage ripple specification.

$$
R_{\text{esr}} < \frac{V_{\text{OUTripple}}}{I_{\text{OUTripple}}} \tag{12}
$$

Additional capacitance deratings for aging, temperature, and DC bias should be factored in, which increase this minimum value. Capacitors generally have limits to the amount of ripple current they can support without failing or producing excess heat. The user must specify an output capacitor that can support the inductor ripple current. Some capacitor data sheets specify the root mean square (RMS) value of the maximum ripple current. Use [Equation](#page-24-2) 13 to calculate the RMS ripple current that the output capacitor must support ( $I_{\text{COLITms}}$ ).

$$
I_{\text{COUTrms}} = \frac{V_{\text{OUT}} \times (V_{\text{INmax}} - V_{\text{OUT}})}{\sqrt{12} \times V_{\text{INmax}} \times L \times f_{\text{SW}}}
$$
(13)

#### <span id="page-24-2"></span>*8.2.2.3 Input Capacitor Selection*

The TPS65268-Q1 device requires a high-quality ceramic, type X5R or X7R, input decoupling capacitor with at least 10 µF of effective capacitance on the PVIN input voltage pins. In some applications, additional bulk capacitance may also be required for the PVIN input. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS65268-Q1. Use [Equation](#page-24-3) 14 to calculate the input ripple current  $(I<sub>INrms</sub>)$ .

$$
I_{INrms} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{INmin}}} \times \frac{(V_{INmin} - V_{OUT})}{V_{INmin}}
$$
\n(14)

<span id="page-24-3"></span>The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations because of temperature can be minimized by selecting a dielectric material that is stable over temperature. Ceramic dielectric capacitors with type X5R and X7R are usually selected for power regulator capacitors because they have a high capacitance-to-volume ratio and are fairly stable over temperature. The DC bias must also be considered when selecting an output capacitor. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases. The input capacitance value determines the input ripple voltage of the regulator. Use [Equation](#page-24-4) 15 to calculate the input voltage ripple  $(\Delta V_{\text{IN}})$ .

$$
\Delta V_{\text{IN}} = \frac{I_{\text{OUTmax}} \times 0.25}{C_{\text{IN}} \times f_{\text{SW}}}
$$
(15)

#### <span id="page-24-4"></span>*8.2.2.4 Loop Compensation*

The TPS65268-Q1 device incorporates a peak current-mode control scheme. The error amplifier is a transconductance amplifier with a gain of 300 µS. A typical type II compensation circuit adequately delivers a phase margin from 40 $\degree$  to 90 $\degree$ . The C<sub>b</sub> capacitor adds a high-frequency pole to attenuate high-frequency noise when needed. To calculate the external compensation components, follow these steps:

1. Select a switching frequency,  $f_{SW}$ , that is appropriate for the application depending on the inductor size,

Copyright © 2018, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSE48A&partnum=TPS65268-Q1) Feedback*

capacitor size, output ripple, EMI, and so forth. Selecting the switching frequency is a trade-off between performance and cost. To achieve a smaller size and lower cost, a higher switching frequency is desired. To optimize efficiency, a lower switching frequency is desired.

- 2. Set up the crossover frequency,  $f_c$ , which is typically from 1/5 to 1/20 of  $f_{SW}$ .
- <span id="page-25-0"></span>3. Use [Equation](#page-25-0) 16 to calculate the value of  $R<sub>C</sub>$ .

$$
R_C = \frac{2\pi \times f_C \times V_{OUT} \times C_{OUT}}{G_{m_E A} \times V_{ref} \times G_{M_E PS}}
$$

where

- $G_{m-EA}$  is the error amplifier gain (300 µS).
- $G_m$   $_{PS}$  is the power stage voltage to current conversion gain (7.4 A/V). (16)
- 4. Use [Equation](#page-25-1) 17 to calculate the value  $C_c$  by placing a compensation zero at or before the dominant pole (

$$
f_p = \frac{1}{C_{OUT} \times R_L \times 2\pi}.
$$

$$
C_c = \frac{R_L \times C_{OUT}}{R_C}
$$

(17)

(18)

<span id="page-25-2"></span><span id="page-25-1"></span>5. Optional: Use [Equation](#page-25-2) 18 to calculate the value of  $C_B$  capacitor to cancel the zero from the ESR associated with  $C_0$ .

$$
C_b = \frac{R_{esr} \times C_{OUT}}{R_C}
$$

1

C1

 $=$ 

<span id="page-25-3"></span>6. Optional: Implement type III compensation with the addition of one capacitor, C1. This implementation allows for slightly higher loop bandwidths and higher phase margins. If used, used [Equation](#page-25-3) 19 to calculate the value of C1.

$$
\frac{2\pi \times R1 \times f_C}{2\pi \times R1 \times f_C}
$$
\n
$$
\frac{1 \times \text{V}_{\text{OUT}}}{\text{Current-Sense}}
$$
\n
$$
\frac{1}{\text{Current-Sense}}
$$
\n
$$
\frac{1}{\text{Camp}}
$$
\n
$$
\frac{1}{\text{
$$

**Figure 33. DC-DC Loop Compensation**



#### **8.2.3 Application Curves**



**FXAS NSTRUMENTS** 

**[TPS65268-Q1](http://www.ti.com/product/tps65268-q1?qgpn=tps65268-q1)**

SLVSE48A –JANUARY 2018–REVISED JANUARY 2018 **[www.ti.com](http://www.ti.com)**









**[TPS65268-Q1](http://www.ti.com/product/tps65268-q1?qgpn=tps65268-q1)**

SLVSE48A –JANUARY 2018–REVISED JANUARY 2018 **[www.ti.com](http://www.ti.com)**







## <span id="page-30-0"></span>**9 Power Supply Recommendations**

The device is designed to operate from an input voltage supply range from 4 V to 8 V. This input power supply should be well regulated. If the input supply is located more than a few inches from the TPS65268-Q1 converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 47 µF is a typical choice.

## <span id="page-30-1"></span>**10 Layout**

#### <span id="page-30-2"></span>**10.1 Layout Guidelines**

[Figure](#page-31-1) 53 shows the TPS65268-Q1 layout example on a 2-layer printed circuit board (PCB).

Layout is a critical portion of good power-supply design. The top layer contains the main power traces for PVIN, VOx, and LX. The top layer also has connections for the remaining pins of the TPS65268-Q1 device and a large top-side area filled with ground. The top-layer ground area should be connected to the bottom-layer ground using vias at the input bypass capacitor, the output filter capacitor, and directly under the TPS65268-Q1 device to provide a thermal path from the exposed thermal pad land to ground. The bottom layer acts as ground plane connecting analog ground and power ground.

For operation at full rated load, the top-side ground area together with the bottom-side ground plane must provide adequate heat dissipating area. Several signals paths conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the performance of the power supplies. To help eliminate these problems, bypass the PVIN pin to ground with a low-ESR ceramic bypass capacitor with X5R or X7R dielectric. Take care to minimize the loop area formed by the bypass capacitor connections, the PVIN pins, and the ground connections. The VIN pin must also be bypassed to ground using a low-ESR ceramic capacitor with X5R or X7R dielectric.

Because the LX connection is the switching node, the output inductor should be located close to the LXx pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The output filter capacitor ground should use the same power ground trace as the PVIN input bypass capacitor. Try to minimize this conductor length while maintaining adequate width. The small signal components should be grounded to the analog ground path.

The FB and COMP pins are sensitive to noise so the resistors and capacitors should be located as close as possible to the device and routed with minimal lengths of trace. The additional external components can be placed approximately as shown in [Figure](#page-31-1) 53.

#### **[TPS65268-Q1](http://www.ti.com/product/tps65268-q1?qgpn=tps65268-q1)**

SLVSE48A –JANUARY 2018–REVISED JANUARY 2018 **[www.ti.com](http://www.ti.com)**



## **10.2 Layout Example**

<span id="page-31-1"></span><span id="page-31-0"></span>



## <span id="page-32-0"></span>**11 Device and Documentation Support**

### <span id="page-32-1"></span>**11.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### <span id="page-32-2"></span>**11.2 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms](http://www.ti.com/corp/docs/legal/termsofuse.shtml) of [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

**TI E2E™ Online [Community](http://e2e.ti.com)** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design [Support](http://support.ti.com/)** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### <span id="page-32-3"></span>**11.3 Trademarks**

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### <span id="page-32-4"></span>**11.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## <span id="page-32-5"></span>**11.5 Glossary**

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## <span id="page-32-6"></span>**12 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices mav have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

# **PACKAGE MATERIALS INFORMATION**

Texas<br>Instruments

## **TAPE AND REEL INFORMATION**





## **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





TEXAS<br>INSTRUMENTS

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Feb-2018



\*All dimensions are nominal





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. QFN (Quad Flatpack No-Lead) Package configuration.

D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MO-220.



## RHB (S-PVQFN-N32)

## PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



#### NOTE: A. All linear dimensions are in millimeters



# RHB (S-PVQFN-N32)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: All linear dimensions are in millimeters. A.

- This drawing is subject to change without notice. **B.**
- C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for any larger diameter vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

Ti's published terms of sale for semiconductor products [\(http://www.ti.com/sc/docs/stdterms.htm\)](http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated