

# Single Synchronous Step-down Controller for Low Voltage Power Rails

Check for Samples: TPS53014

# **FEATURES**

- D-CAP2<sup>™</sup> Mode Control
  - Fast Transient Response
  - No External Parts Required For Loop Compensation
  - Compatible with Ceramic Output Capacitors
- High Initial Reference Accuracy (±1%) .
- Wide Input Voltage Range: 4.5 V to 28 V
- Output Voltage Range: 0.77 V to 7.0 V
- Low-Side R<sub>DS(on)</sub> Loss-Less Current Sensing
- **Adjustable Soft Start**
- Non-Sinking Pre-Biased Soft Start
- 500 kHz Switching Frequency
- Cycle-By-Cycle Over Current Limiting Control
- Auto-Skip Eco-Mode<sup>™</sup> for High Efficiency at Light load

- OCL/OVP/UVP/UVLO/TSD Protections
- Adaptive Gate Drivers with Integrated Boost **PMOS Switch**
- Thermally Compensated OCP, 4000 ppm/°C
- 10 pin VSSOP

# APPLICATIONS

- Point-of-Load Regulation in Low Power Systems for Wide Range of Applications
  - Digital TV Power Supply
  - **Networking Home Terminal**
  - Digital Set Top Box (STB)
  - DVD Player / Recorder
  - Gaming Consoles and Other

# DESCRIPTION

The TPS53014 is a single, adaptive on-time D-CAP2™ mode synchronous buck controller. The TPS53014 enables system designers to complete the suite of various end equipment's power bus regulators with cost effective low external component count and low standby current solution. The main control loop for the TPS53014 uses the D-CAP2™ mode control which provides a very fast transient response with no external compensation components. The Adaptive on-time control supports seamless transition between PWM mode at higher load condition and Eco-mode<sup>™</sup> operation at light load. Eco-mode<sup>™</sup> allows the TPS53014 to maintain high efficiency during lighter load conditions. The TPS53014 is also able to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP and ultra-low ESR ceramic capacitors. The device provides convenient and efficient operation with input voltages from 4.5 V to 28 V and output voltage from 0.77 V to 7.0 V.

The TPS53014 is available in the 3.0mm x 3.0 mm 10-pin VSSOP (DGS) package, and is specified for an ambient temperature range of -40°C to 85°C.

**A**A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. D-CAP2. Eco-mode. Eco-Mode are trademarks of Texas Instruments.


# **TPS53014** SLVSBF1 – MAY 2012





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **TYPICAL APPLICATION CIRCUITS**



### ORDERING INFORMATION (1)

T <sub>A</sub>	PACKAGE <sup>(1)</sup>	ORDERING PART NUMBER	PINS	OUTPUT SUPPLY	ECO PLAN
–40°C to 85°C	VECOD	TPS53014DGSR	10	Tape-and-Reel	Green
	VSSOP	TPS53014DGS	10	Tube	(RoHS & no Sb/Br)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

### **ABSOLUTE MAXIMUM RATINGS**

Operating under free-air temperature range (unless otherwise noted) <sup>(1)</sup>

			VALUE	UNIT
	Input voltage range	VIN, EN	-0.3 to 30	
		VBST	-0.3 to 36	
		VBST - SW	–0.3 to 6	v
		VFB	-0.3 to 6	V
		SW	-0.3 to 30	
		SW (10 nsec transient)	-3.0 to 30	
		DRVH	-2 to 36	
		DRVH - SW	–0.3 to 6	v
	Output voltage range	DRVL, VREG5, SS	-0.3 to 6	V
		PGND	-0.3 to 0.3	
T <sub>A</sub>	Operating ambient temp	-40 to 85	°C	
T <sub>STG</sub>	Storage temperature ra	-55 to 150	°C	
TJ	Junction temperature ra	inge	-40 to 150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



## THERMAL INFORMATION

	THERMAL METRIC <sup>(1)</sup>	TPS53014	
		DGS (10 PINS)	UNITS
$\theta_{JA}$	Junction-to-ambient thermal resistance	172.2	
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	44.0	
$\theta_{JB}$	Junction-to-board thermal resistance	93.0	8CAN
ΨJT	Junction-to-top characterization parameter	1.6	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	91.4	
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance	n/a	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

# **RECOMMENDED OPERATING CONDITIONS**

		MIN	MAX	UNIT
Supply input voltage range	VIN	4.5	28	V
Input voltage range	VBST	-0.1	33.5	
	VBST - SW	-0.1	5.5	
	VFB	-0.1	5.5	V
	EN	-0.1	28	
	SW	-1.0	28	
	DRVH	-1.0	33.5	
	DRVH - SW	-0.1	5.5	V
Output Voltage range	DRVL, VREG5, SS	-0.1	5.5	v
	PGND	-0.1	0.1	
T <sub>A</sub> Operating free-air temperature	Operating free-air temperature			
T <sub>J</sub> Operating junction temperatur	Operating junction temperature			

# **ELECTRICAL CHARACTERISTICS**

over recommended free-air temperature range, VIN = 12 V (unless otherwise noted)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT					
I <sub>IN</sub>	VIN Supply current	VIN Supply current VIN current, $T_A = 25^{\circ}C$ , EN = 5V, $V_{VFB} = 0.8V$ , $V_{SW} = 0 V$		660		μA
I <sub>VINSDN</sub>	VIN Shutdown current	VIN current, $T_A = 25^{\circ}$ C, No Load , $V_{EN} = 0$ V, VREG5 = OFF		6.0		μA
VFB VOL	TAGE and DISCHARGE RESISTA	NCE			,	
V <sub>VFBTHL</sub>	VFB Threshold voltage	T <sub>A</sub> = 25°C , V <sub>OUT</sub> = 1.05 V	765.3	773.0	780.7	mV
TC <sub>VFB</sub>	VFB Temperature coefficient	Relative to $T_A = 25^{\circ}C^{(1)}$	-140		140	ppm/°C
I <sub>VFB</sub>	VFB Input current	VFB = 0.8V, T <sub>A</sub> = 25°C	-150	-10	100	nA
VREG5 O	UTPUT				,	
V <sub>VREG5</sub>	VREG5 Output voltage	$T_A=25^{\circ}C, 6 V < V_{IN} < 28 V, I_{VREG5} = 5 mA$		5.1		V
I <sub>VREG5</sub>	Output current	VIN = 5.5V, V <sub>VREG5</sub> = 4.0V, T <sub>A</sub> = 25°C		120		mA
OUTPUT:	N-CHANNEL MOSFET GATE DRI	VERS				
P		Source, $I_{DRVH} = -50$ mA, $T_A = 25$ °C		3.2	4.7	Ω
R <sub>DRVH</sub>	DRVH resistance	Sink, $I_{DRVH} = 50$ mA, $T_A = 25$ °C		1.4	2.4	Ω
D		Source, $I_{DRVL} = -50$ mA, $T_A = 25$ °C		6.9	8.2	0
R <sub>DRVL</sub>	DRVL resistance	Sink, $I_{DRVL}$ = 50mA, $T_A$ = 25°C		0.8	1.7	Ω
-	Deed for	DRVH-low to DRVL-on <sup>(1)</sup>		15		
T <sub>D</sub>	Dead time	DRVL-low to DRVH-on <sup>(1)</sup>		20		ns

(1) Ensured by design. Not production tested.

Copyright © 2012, Texas Instruments Incorporated

SLVSBF1-MAY 2012

www.ti.com

EXAS INSTRUMENTS

# **ELECTRICAL CHARACTERISTICS (continued)**

over recommended free-air temperature range, VIN = 12 V (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
INTERNAL	L BOOST DIODE					
V <sub>FBST</sub>	Forward voltage	$V_{VREG5-VBST}$ , $I_F$ = 10mA, $T_A$ = 25°C		0.1	0.2	V
SOFT STA	ART		·			
Issc	SS Charge current	$VSS = 0V$ , $T_A = 25^{\circ}C$	-7.36	-6.4	-5.44	μA
I <sub>ssd</sub>	SS Discharge current	VSS = 0.5V , T <sub>A</sub> = 25°C	4.5	5.0		mA
TC <sub>ISSC</sub>	I <sub>SSC</sub> Temperature coefficient	Relative to $T_A = 25^{\circ}C$	-4.5		4.5	nA/°C
UVLO						
V		VREG5 Rising		4.0		V
V <sub>UVVREG5</sub>	VREG5 UVLO threshold	Hysteresis		0.3		
LOGIC TH	RESHOLD					
V <sub>ENH</sub>	EN H-level threshold voltage		1.6			V
V <sub>ENL</sub>	EN L-level threshold voltage				0.5	V
R <sub>EN</sub>	EN pin resistance to GND	V <sub>EN</sub> = 12 V	225	450	900	kΩ
CURRENT	SENSE					
I <sub>TRIP</sub>	TRIP Source current	$V_{DRVL} = 0.1V, T_A = 25^{\circ}C$	14.3	15	15.8	μA
TC <sub>VTRIP</sub>	V <sub>TRIP</sub> Temperature coefficient	Relative to $T_A = 25^{\circ}C$		4000		ppm/°C
		$R_{TRIP} = 75k\Omega, T_A = 25^{\circ}C$	234	336	424	
V <sub>OCL</sub>	Current limit threshold	$R_{TRIP} = 27k\Omega, T_A = 25^{\circ}C$	121	174	220	mV
		$R_{TRIP} = 6.8k\Omega, T_A = 25^{\circ}C$	35	50	63	
ON-TIME "	TIMER CONTROL					
T <sub>ON</sub>	On time	V <sub>OUT</sub> = 1.05 V <sup>(2)</sup>		250		ns
T <sub>OFF(MIN)</sub>	Minimum off time	$V_{IN} = 4.5 \text{ V}, V_{VFB} = 0.7 \text{ V}, T_A = 25^{\circ}\text{C}$		230		ns
Ουτρυτ ι	JNDERVOLTAGE AND OVERVOL	TAGE PROTECTION				
V <sub>OVP</sub>	Output OVP trip threshold	OVP detect voltage	115	120	125	%
T <sub>OVPDEL</sub>	Output OVP propagation delay				10	μs
V <sub>UVP</sub>	Output UVP trip threshold	UVP detect voltage	63	68	73	%
TUVPDEL	Output UVP delay			1		ms
T <sub>UVPEN</sub>	Output UVP enable delay	UVP enable delay / soft start time	X1.4	X1.7	X2.0	
THERMAL	SHUTDOWN				ľ	
Ŧ	The sum of the state sum the state state	Shutdown temperature <sup>(2)</sup>		150		°C
T <sub>SDN</sub>	Thermal shutdown threshold	Hysteresis <sup>(2)</sup>		25		

(2) Ensured by design. Not production tested.




# **TPS53014** SLVSBF1 – MAY 2012

PIN	FUNC <sup>-</sup>	TIONS

l	PIN		DESCRIPTION
NAME	VSSOP-10		
VFB	1	Ι	D-CAP2 feedback input. Connect to output voltage with resistor divider.
SS	2	0	Soft start programming pin. Connect capacitor from SS pin to GND to program soft start time.
VREG5	3	0	Output of 5-V linear regulator and supply for MOSFET driver. Bypass to GND with a minimum 4.7-µF high quality ceramic capacitor. VREG5 is active when EN is asserted high.
EN	4	Ι	Enable. Pull High to enable converter.
VIN	5	Ι	Supply Input for 5-V linear regulator. Bypass to GND with a minimum 0.1-µF high quality ceramic capacitor.
PGND	6	Ι	System ground.
DRVL	7	0	Low-side N-Channel MOSFET gate driver output. PGND referenced driver switches between PGND(OFF) and VREG5(ON).
SW	8	I/O	Switch node connections for both the high-side driver and over current comparator.
DRVH	9	0	High-side N-channel MOSFET gate driver output. SW referenced driver switches between SW(OFF) and VBST(ON).
VBST	10	I	High-side MOSFET gate driver bootstrap voltage input. Connect a capacitor from VBST to SW. An internal diode is connected between VREG5 and VBST






**TPS53014** SLVSBF1 – MAY 2012



## FUNCTIONAL BLOCK DIAGRAM



### OVERVIEW

The TPS53014 is single synchronous step-down (buck) controller. It operates using D-CAP2<sup>™</sup> mode control. The fast transient response of D-CAP2<sup>™</sup> control reduces the required amount of output capacitance to meet a specific level of performance. Proprietary internal circuitry allows the use of low ESR output capacitors including ceramic and special polymer types.

### DETAILED DESCRIPTION

### **PWM OPERATION**

The main control loop of the TPS53014 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2<sup>™</sup> control mode. D-CAP2<sup>™</sup> control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output. At the beginning of each cycle, the high-side MOSFET is turned on. this MOSFET is turned off when the internal timer expires. This timer is set by the converter input voltage VIN, and the output voltage VO, to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the nominal output voltage. An internal ramp is added to the reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2<sup>™</sup> mode control.



(1)

The TPS53014 is designed with Auto-Skip Eco-mode<sup>™</sup> to increase light load efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point where its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when its zero inductor current is detected. As the load current further decreases the converter run into discontinuous conduction mode. The on-time is kept almost half as is was in the continuous conduction mode because it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. The transition point to the light load operation IOX(LL) current can be calculated in Equation 1 with 500kHz used as fsw.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$

### DRIVERS

TPS53014 contains two high-current resistive MOSFET gate drivers. The low-side driver is a PGND referenced, VREG5 powered driver designed to drive the gate of a high-current, low  $R_{DS(on)}$  N-channel MOSFET whose source is connected to PGND. The high-side driver is a floating SW referenced, VBST powered driver designed to drive the gate of a high-current, low  $R_{DS(on)}$  N-channel MOSFET. To maintain the VBST voltage during the high-side driver ON time, a capacitor is placed from SW to VBST. Each driver draws average current equal to Gate Charge ( $Q_g @ V_{gs} = 5V$ ) times Switching frequency (fsw). To prevent cross-conduction, there is a narrow dead-time when both high-side and low-side drivers are OFF between each driver transition. During this time the inductor current is carried by one of the MOSFETs body diodes.

### 5-VOLT REGULATOR

The TPS53014 has an internal 5V Low-Dropout (LDO) Regulator to provide a regulated voltage for all both drivers and the ICs internal logic. A high-quality  $4.7\mu$ F or greater ceramic capacitor from VREG5 to GND is required to stabilize the internal regulator.

### SOFT START AND PRE-BIASED SOFT START

The soft start function is adjustable. When the EN pin becomes high, 6.4-µA current begins charging the capacitor which is connected from the SS pin to GND. Smooth control of the output voltage is maintained during start up. The equation for the slow start time is shown in Equation 2. VFB voltage is 0.773 V and SS pin source current is 6.4-µA.

$$t_{SS}(ms) = \frac{C_{SS}(nF) \times VFB(V)}{I_{SS}(\mu A)} = \frac{C_{SS}(nF) \times 0.773 V}{6.4\mu A}$$
(2)

The TPS53014 contains a unique circuit to prevent current from being pulled from the output during startup if the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start becomes greater than internal feedback voltage VFB), the controller slowly activates synchronous rectification by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-biased output, and ensures that the output voltage (VO) starts and ramps up smoothly into regulation from pre-biased startup to normal mode operation.

### **OVER CURRENT PROTECTION**

TPS53014 has a cycle-by-cycle over current limit feature. The over current limits the inductor valley current by monitoring the voltage drop across the low-side MOSFET  $R_{DS(on)}$  during the low-side driver on-time. If the inductor current is larger than the over current limit (OCL), the TPS53014 delays the start of the next switching cycle until the sensed inductor current falls below the OCL current. MOSFET  $R_{DS(on)}$  current sensing is used to provide an accuracy and cost effective solution without external devices. To program the OCL, a resister should be connected between DRVL and PGND. The recommended values are given inTable 1.

Resister Value ( kΩ)	V <sub>trip</sub> (V)
6.8	0.050
11	0.087
18	0.125
27	0.174
39	0.224
56	0.274
75	0.336

**Table 1. OCL Resistor Values** 

I<sub>OCL</sub> is determined by Equation 3.

$$I_{OCL} = \left(\frac{(V_{IN} - V_{OUT})}{2 \times L \times f_{SW}} \times \frac{V_{OUT}}{V_{IN}}\right) + \frac{V_{TRIP}}{R_{DS(ON)}}$$

(3)

The trip voltage is set between 0.05V to 0.336V over all operational temperature, including the 4000ppm/°C temperature slope compensation for the temperature dependency of the R<sub>DS(on)</sub>. If the load current exceeds the over-current limit, the voltage will begin to drop. If the over-current conditions continues the output voltage will fall below the under voltage protection threshold and the TPS53014 will shut down.

#### **OVER/UNDER VOLTAGE PROTECTION**

TPS53014 monitors a resistor divided feedback voltage to detect over and under voltage. If the feedback voltage is higher than 120% of the reference voltage, the OVP comparator output goes high and the circuit latches the high-side MOSFET driver OFF and the low-side MOSFET driver ON.

When the feedback voltage is lower than 68% of the reference voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1ms, TPS53014 latches OFF both top and bottom MOSFET drivers. This function is enabled approximately 1.7 x  $T_{ss}$  after power-on. The OVP and UVP latch off is reset when EN goes low.

### UVLO PROTECTION


TPS53014 has under voltage lock out protection (UVLO) that monitors the voltage of VREG5 pin. When the VREG5 voltage is lower than UVLO threshold voltage, the device is shut off. All output drivers are OFF. The UVLO is non-latch protection.

#### THERMAL SHUTDOWN


TPS53014 monitors its temperature. If the temperature exceeds the threshold value (typically 150°C), the device shuts off. When the temperature falls below the threshold, the IC starts again. When VIN starts up and VREG5 output voltage is below its nominal value, the thermal shutdown threshold is kept lower than 150°C. As long as VIN rises,  $T_J$  must be kept less than 110°C.







#### Copyright © 2012, Texas Instruments Incorporated



**TPS53014** SLVSBF1 – MAY 2012




www.ti.com






# **TYPICAL CHARACTERISTICS (continued)**


 $V_{IN}$  = 12 V,  $T_A$ = 25 °C (unless otherwise noted)

















Texas

NSTRUMENTS








# **TYPICAL CHARACTERISTICS (continued)**

 $V_{IN}$  = 12 V,  $T_A$ = 25 °C (unless otherwise noted)



# APPLICATION INFORMATION

# **APPLICATION SCHEMATIC**

A typical application schematic is shown in Figure 18.




Figure 18. Application Schematic

# **COMPONENT SELECTION**

### INDUCTOR

The inductance value is selected to provide approximately 30% peak to peak ripple current at maximum load. Larger ripple current increases output ripple voltage, improve S/N ratio and contribute to stable operation. Equation 4 can be used to calculate te value for  $L_{OUT}$ .

$$L_{OUT} = \frac{V_{IN(MAX)} - V_{OUT}}{I_{L(RIPPLE)} \times f_{SW}} \times \frac{V_{OUT}}{V_{IN(MAX)}}$$
(4)

The inductors current ratings needs to support both the RMS (thermal) current and the peak (saturation) current. The RMS and peak inductor current can be estimated as follows:

$$I_{L(RIPPLE)} = \frac{V_{IN(MAX)} - V_{OUT}}{L_{OUT} \times f_{SW}} \times \frac{V_{OUT}}{V_{IN(MAX)}}$$
(5)  
$$I_{L(PEAK)} = \frac{V_{TRIP}}{R_{DS(ON)}} + I_{L(RIPPLE)}$$
(6)

$$I_{L(RMS)} = \sqrt{I_{OUT}^{2} + \frac{1}{12} \times I_{L(RIPPLE)}^{2}}$$
(7)

Note:

The calculation above shall serve as a general reference. To further improve transient response, the output inductance could be reduced further. This needs to be considered along with the selection of the output capacitor.

### **OUTPUT CAPACITOR**

The capacitor value and ESR determines the amount of output voltage ripple and load transient response. Ceramic output capacitors with X5R dielectric or better are recommended.

$$C_{OUT} = \frac{I_{L(RIPPLE)}}{8 \times V_{OUT(RIPPLE)}} \times \frac{1}{f_{SW}}$$

(8)

www.ti.com



(11)

$$C_{OUT} = \frac{\Delta I_{LOAD}^{2}}{2 \times V_{OUT} \times \Delta V_{OS}} \times L_{OUT}$$
(9)

$$C_{OUT} = \frac{\Delta I_{LOAD}^{2}}{2 \times K \times \Delta V_{US}} \times L_{OUT}$$
(10)

Where:

$$K = (V_{IN} - V_{OUT}) \times \frac{T_{ON}}{T_{ON} - T_{OFF(MIN)}}$$

- $\Delta V_{OS}$  = The allowable amount of overshoot voltage in load transition
- $\Delta V_{US}$  = The allowable amount of undershoot voltage in load transition
- $T_{OFF(MIN)} = Minimum off time$

Select the capacitance value greater than the largest value calculated from Equation 8, Equation 9 and Equation 10. The minimum recommended output capacitance is  $44 \,\mu$ F.

### INPUT CAPACITOR

The TPS53014 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A minimum  $10-\mu$ F high-quality ceramic capacitor is recommended for the input capacitor. The capacitor voltage rating needs to be greater than the maximum input voltage.

### **BOOTSTRAP CAPACITOR**

The TPS53014 requires a bootstrap capacitor from SW to VBST to provide the floating supply for the high-side drivers. A minimum  $0.1-\mu$ F high-quality ceramic capacitor is recommended. The capacitor voltage rating should be greater than 10 V.

### VREG5 CAPACITOR

The TPS53014 requires that the VREG5 regulator is bypassed. A minimum 4.7-µF high-quality ceramic capacitor must be connected between the VREG5 and PGND for proper operation. The capacitor voltage rating should be greater than 10 V.

### CHOOSE OUTPUT VOLTAGE RESISTORS

The output voltage is set with a resistor divider from output voltage node to the VFB pin. It is recommended to use 1% tolerance or better resistors. Select R2 between 10 k $\Omega$  and 100 k $\Omega$  and use Equation 12 to calculate R1.

$$R1 = \left(\frac{V_{OUT}}{V_{VFB}} - 1\right) \times R2$$

(12)

# LAYOUT SUGGESTIONS

- Keep the input switching current loop as small as possible.
- Place the input capacitor close to the top switching FET. The output current loop should also be kept as small as possible.
- Keep the SW node as physically small and short as possible as to minimize parasitic capacitance and inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the feedback pin (VFB) of the device.
- Keep analog and non-switching components away from switching components.
- Make a single point connection from the signal ground to power ground.
- Do not allow switching current to flow under the device.



### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS53014DGS	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAUAGL	evel-2-260C-1 YEAR	
TPS53014DGSR	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAGL	evel-2-260C-1 YEAR	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

# TAPE AND REEL INFORMATION

### REEL DIMENSIONS

TEXAS INSTRUMENTS





#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# TAPE AND REEL INFORMATION

\*All dimensions are nominal

Devid	e Packa Typ	•	ackage rawing	Pins		Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS53014	DGSR MSC	P	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jun-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS53014DGSR	MSOP	DGS	10	2500	366.0	364.0	50.0

DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
	TI 505 0		

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated