





Support & Community



TPS22970

#### SLVSDF2-MAY 2017

# TPS22970 3.6-V, 4-A, 5.3-m $\Omega$ On-Resistance Load Switch

## 1 Features

- Input Voltage Range (V<sub>IN</sub>): 0.65 V to 3.6 V
- On-Resistance
  - −  $R_{ON} = 5.3 \text{ m}\Omega$  (Typical) at  $V_{IN} \ge 1.8 \text{ V}$
  - $R_{ON} = 5.8 \text{ m}\Omega$  (Typical) at  $V_{IN} = 1.05 \text{ V}$
  - $R_{ON} = 7.5 \text{ m}\Omega$  (Typical) at  $V_{IN} = 0.65 \text{ V}$
- Maximum Continuous Switch Current (I<sub>MAX</sub>): 4 A
- ON State ( $I_Q$ ): 35  $\mu$ A (Typical) at  $V_{IN}$  = 3.6 V
- OFF State (I<sub>SD</sub>): 1 μA (Typical) at V<sub>IN</sub> = 3.6 V
- Controlled Slew Rate to Avoid Inrush Current
- Low Threshold Enable (ON) Supports Use of Logic as Low as 0.9 V (V<sub>IH</sub>) of Logic
- Thermal Shutdown (T<sub>SD</sub>): T<sub>J</sub> > 125°C
- Quick Output Discharge (QOD): 150-Ω (Typical)

## 2 Applications

- Notebook, Tablet
- Industrial PC
- Smartphones
- Telecom
- Storage

## 3 Description

The TPS22970 is a small, space-saving load switch with controlled turn on to reduce inrush current. The device contains an N-channel MOSFET that can operate over an input voltage range of 0.65 V to 3.6 V and pulsed switch currents up to 4 A. An integrated charge pump biases the NMOS switch in order to achieve a minimum switch ON resistance ( $r_{ON}$ ). The switch is controlled by an on and off input (ON), which is capable of interfacing directly with low-voltage control signals.

The TPS22970 is capable of thermal shutdown when the junction temperature is above the threshold, turning the switch off. The switch turns on again when the junction temperature stabilizes to a safe range.

The TPS22970 also offers an integrated  $150-\Omega$  onchip load resistor for quick output discharge when the switch is turned off, which insures that the output is not left floating.


The TPS22970 has an internally controlled rise time in order to reduce inrush current. The TPS22970 is available in an ultra-small, space saving 8-pin WCSP package and is characterized for operation over the free-air temperature range of  $-40^{\circ}$ C to  $+105^{\circ}$ C.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPS22970YZPT	DSBGA (8)	1.90 mm × 0.90 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## **Typical Application**



Copyright © 2017, Texas Instruments Incorporated



Texas Instruments

www.ti.com

## **Table of Contents**

1	Feat	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	4
	6.1	Absolute Maximum Ratings	. 4
	6.2	ESD Ratings	. 4
	6.3		
	6.4	Thermal Information	. 4
	6.5	Electrical Characteristics	. 5
	6.6	Switching Characteristics	6
7	Para	ameter Measurement Information	7
8	Deta	ailed Description	8
	8.1	Overview	. 8
	8.2	Functional Block Diagram	. 8
	8.3	Feature Description	. 8

	8.4	Device Functional Modes	9
9	Арр	lication and Implementation	10
	9.1	Application Information	. 10
	9.2	Typical Application	10
10	Pow	ver Supply Recommendations	12
11	Lay	out	12
	-	Layout Guidelines	
	11.2	Layout Example	12
12	Dev	ice and Documentation Support	13
	12.1	Documentation Support	. 13
	12.2	Receiving Notification of Documentation Updates	13
	12.3	Community Resources	. 13
	12.4	Trademarks	13
	12.5	Electrostatic Discharge Caution	. 13
	12.6	Glossary	. 13
13		hanical, Packaging, and Orderable	14


## 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
May 2017	*	Initial release.



## 5 Pin Configuration and Functions





#### **Pin Functions**

P	IN	1/0		
NAME	NO.	I/O	DESCRIPTION	
GND	D1	GND	Ground	
ON	D2	I	ritch control input. Do not leave floating	
	A2			
V <sub>IN</sub>	B2	I Switch input, bypass this input with a ceramic capacitor to ground	Switch input, bypass this input with a ceramic capacitor to ground	
	C2			
	A1			
V <sub>OUT</sub>	B1	0	Switch output	
	C1			

**ADVANCE INFORMATION** 

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		м	N MAX	UNIT
V <sub>IN</sub>	Input voltage	-0	.3 4	V
V <sub>OUT</sub>	Output voltage	-0	.3 4	V
V <sub>ON</sub>	ON voltage	-0	.3 4	V
V <sub>PG</sub>	PG voltage	-0	.3 4	V
I <sub>MAX</sub>	Maximum continuous switch current		4	А
I <sub>PLS</sub>	Maximum pulsed switch current, pulse < 300-µs, 2% duty cycle		6	А
TJ	Maximum junction temperature	Inte	ernally Limited	
T <sub>stg</sub>	Storage temperature	-6	5 150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	V <sub>(500)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub> Electrostatic discharge		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage	0.65	3.6	V
V <sub>OUT</sub>	Output voltage		V <sub>IN</sub>	V
V <sub>IH</sub>	High-level input voltage, ON	0.9	3.6	V
V <sub>IL</sub>	Low-level input voltage, ON	0	0.45	V
TJ	Operating temperature	-40	125	°C
CT	C <sub>T</sub> pin capacitor voltage rating	7		V

#### 6.4 Thermal Information

		TPS22970	
	THERMAL METRIC <sup>(1)</sup>	YZP (DSBGA)	UNIT
		8 PINS	
$R_{ heta JA}$	Junction-to-ambient thermal resistance	130	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	54	°C/W
$R_{ heta JB}$	Junction-to-board thermal resistance	51	°C/W
ΨJT	Junction-to-top characterization parameter	1	°C/W
ΨЈВ	Junction-to-board characterization parameter	50	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## 6.5 Electrical Characteristics

Unless otherwise noted,  $V_{IN} = 0.65$  V to 3.6 V

	PARAMETER	TEST CO	NDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			V - 2 6 V	-40°C to +85°C		35	75	
			V <sub>IN</sub> = 3.6 V	-40°C to +105°C			90	
			V <sub>IN</sub> = 2.5 V	-40°C to +85°C		32	70	
		V <sub>OUT</sub> = Open,		-40°C to +105°C			84	
			V 4.0.V	-40°C to +85°C		30	68	
	Quieseent ourrent		V <sub>IN</sub> = 1.8 V	-40°C to +105°C			82	
l <sub>Q</sub>	Quiescent current	Switch enabled	V 40V	-40°C to +85°C		25	60	μA
			V <sub>IN</sub> = 1.2 V	-40°C to +105°C			72	
				-40°C to +85°C		20	55	
		V <sub>IN</sub> = 1.05 V	-40°C to +105°C			66		
				-40°C to +85°C		18	55	
			V <sub>IN</sub> = 0.65 V	-40°C to +105°C			66	
				-40°C to +85°C		1	9	
			V <sub>IN</sub> = 3.6 V	-40°C to +105°C			16	
I <sub>SD</sub>			V <sub>IN</sub> = 2.5 V	-40°C to +85°C		1	8	
				-40°C to +105°C			12	
	Shutdown current		V <sub>IN</sub> = 1.8 V	-40°C to +85°C		1	8	μA
		V <sub>OUT</sub> = GND, Switch		-40°C to +105°C			12	
		disabled	V <sub>IN</sub> = 1.2 V	-40°C to +85°C		1	6	
				-40°C to +105°C			9	
			V <sub>IN</sub> = 1.05 V	-40°C to +85°C		1	6	
			V <sub>IN</sub> = 0.65 V	-40°C to +105°C			9	
				-40°C to +85°C		1	6	
				-40°C to +105°C			9	
			V <sub>IN</sub> = 3.6 V	25°C		5.3	8.5	
				-40°C to +85°C			9.5	
				-40°C to +105°C			11.5	
			V <sub>IN</sub> = 2.5 V	25°C		5.3	8.5	
				-40°C to +85°C			9.5	
				-40°C to +105°C			11.5	
			V <sub>IN</sub> = 1.8 V	25°C		5.3	8.5	
				-40°C to +85°C			9.5	
				-40°C to +105°C			11.5	
R <sub>ON</sub>	ON-resistance	$I_{OUT} = -200 \text{ mA}$		25°C		5.5	9.1	
			V <sub>IN</sub> = 1.2 V	-40°C to +85°C			10.1	
				-40°C to +105°C			12.1	-
				25°C		5.8	9.4	
			V <sub>IN</sub> = 1.05 V	-40°C to +85°C			10.4	
				-40°C to +105°C			12.4	
				25°C		7.5	11.5	
			V <sub>IN</sub> = 0.65 V	-40°C to +85°C			12.5	
				-40°C to +105°C			14.5	
		I <sub>OUT</sub> = 3 mA, Switch	V <sub>IN</sub> = 3.6 V	-40°C to +105°C		150		Ω
R <sub>PD</sub>	Output pull down resistance <sup>(1)</sup>	disabled	$V_{IN} = 0.65 V$	-40°C to +105°C		710		Ω
I <sub>ON</sub>	ON input leakage current	$V_{ON} = 0 V \text{ to } 3.6 V$		-40°C to +105°C			0.1	μA

(1) See the Quick Output Discharge (QOD) section.

Copyright © 2017, Texas Instruments Incorporated

## **Electrical Characteristics (continued)**

Unless otherwise noted,	$V_{IN} = 0.65 \text{ V to } 3.6 \text{ V}$
-------------------------	---


PARAMETER T <sub>sp</sub> Thermal shutdown		TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
T <sub>SD</sub>	Thermal shutdown	Junction temperature rising			170		°C
T <sub>SD, HYS</sub>	Thermal shutdown hysteresis	Junction temperature falling			26		°C


## 6.6 Switching Characteristics

	PARAMETER	TEST CONDITION	ТҮР	UNIT			
V <sub>IN</sub> = 3.6 V	, V <sub>ON</sub> = 3.6 V, T <sub>A</sub> = 25⁰C (unles	s otherwise noted)					
t <sub>ON</sub>	Turnon time		1535				
t <sub>OFF</sub>	Turnoff time		3.3				
t <sub>R</sub>	VOUT Rise time		985	μs			
t <sub>F</sub>	VOUT Fall time	$C_{L} = 0.1 \ \mu F, \ R_{L} = 10 \Omega$	1.8				
t <sub>D</sub>	ON delay time		550	-			
V <sub>IN</sub> = 1.8 V	, V <sub>ON</sub> = 3.6 V, T <sub>A</sub> = 25⁰C (unles	s otherwise noted)					
t <sub>ON</sub>	Turnon time		1175				
t <sub>OFF</sub>	Turnoff time		4.9				
t <sub>R</sub>	VOUT Rise Time		645	μs			
t <sub>F</sub>	VOUT Fall time	$C_{L} = 0.1 \ \mu F, \ R_{L} = 10 \Omega$	2.2				
t <sub>D</sub>	ON delay time		530				
V <sub>IN</sub> = 0.65	V, V <sub>ON</sub> = 3.6 V, T <sub>A</sub> = 25ºC (unle	ess otherwise noted)					
t <sub>ON</sub>	Turnon time		820				
t <sub>OFF</sub>	Turnoff time		61				
t <sub>R</sub>	VOUT Rise time		325	μs			
t <sub>F</sub>	VOUT Fall time	$C_{L} = 0.1 \ \mu F, \ R_{L} = 10 \Omega$	6.3				
t <sub>D</sub>	ON delay time		495				



## 7 Parameter Measurement Information









Figure 2.  $T_{ON}$  and  $T_{OFF}$  Waveforms

## 8 Detailed Description

### 8.1 Overview

The TPS22970 is a single channel, 4-A load switch in a small, space-saving WCSP-8 package. This device implements a low resistance N-channel MOSFET with a controlled rise time for applications that need to limit the inrush current. This device is also designed to have very low leakage current during off state, which prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for additional external components, which reduces solution size and bill of materials (BOM) count.

### 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 On and Off Control

The ON pin controls the state of the switch. Asserting ON high enables the switch. ON has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic. It can be used with any microcontroller with 1.2-V, 1.8-V, 2.5-V or 3.3-V GPIOs. This pin does not have an internal bias and must not be left floating for proper functionality.

### 8.3.2 Quick Output Discharge (QOD)

The TPS22970 includes a QOD feature. When the switch is disabled, a discharge resistor is connected between VOUT and GND. This resistor has a typical value of 150  $\Omega$  and prevents the output from floating while the switch is disabled.

TEXAS INSTRUMENTS



#### 8.4 Device Functional Modes

Table 1 lists the functional modes for the TPS22970.

#### Table 1. Function Table

	TPS22970										
ON-Pin	V <sub>IN</sub> to V <sub>OUT</sub>	V <sub>OUT</sub> to GND									
Below V <sub>IL</sub>	OFF	ON									
Above V <sub>IH</sub>	ON	OFF									

(1)

### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

#### 9.1.1 Input Capacitor (CIN)

It is recommended to use a capacitor between VIN and GND close to the device pins. This helps limit the voltage droop on the input supply caused by transient inrush currents when the switch is turned on into a discharged capacitor at the load. A 1- $\mu$ F ceramic capacitor, C<sub>IN</sub>, is usually sufficient. Higher values of C<sub>IN</sub> can be used to further reduce the voltage droop.

#### 9.1.2 Output Capacitor (C<sub>L</sub>)

A  $C_{IN}$  greater than  $C_L$  is highly recommended due to the integrated body diode in the NMOS switch. A  $C_L$  greater than  $C_{IN}$  can cause  $V_{OUT}$  to exceed VIN when the system supply is removed. This could result in current flow through the body diode from  $V_{OUT}$  to  $V_{IN}$ .

#### 9.1.3 Thermal Consideration

It is recommended to limit the junction temperature  $(T_J)$  to below 125°C. To calculate the maximum allowable dissipation,  $P_{D(max)}$  for a given output current and ambient temperature, use Equation 1 as a guideline:

$$P_{D(max)} = \frac{T_{J(max)} - T_A}{\theta_{JA}}$$

where

- P<sub>D(max)</sub> is maximum allowable power dissipation
- T<sub>J(max)</sub> is maximum allowable junction temperature
- T<sub>A</sub> is ambient temperature of the device
- Θ<sub>JA</sub> is junction to air thermal impedance. See the *Thermal Information* section. This parameter is highly dependent upon board layout

### 9.2 Typical Application




Figure 3. Typical Application Circuit



#### **Typical Application (continued)**

#### 9.2.1 Design Requirements

For this design example, below, use the input parameters shown in Table 2.

#### Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V <sub>IN</sub>	1.05 V
I <sub>LOAD</sub>	2 A
Maximum voltage drop	5%

#### 9.2.2 Detailed Design Procedure

At 1.05-V input voltage, with a maximum voltage drop tolerance of 5%, the TPS22970 has a typical  $R_{ON}$  of 5.8 m $\Omega$ . The rail is supplying 2 A of current; the voltage drop for a rail is calculated based on Equation 2.

$$V_{DROP} = R_{ON} \times I_{LOAD}$$
  
 $V_{DROP} = 11.6 \text{ mV}$ 

The maximum voltage drop is 5% which is 52.5 mV. The voltage drop caused by the load current across the on resistance is 11.6 mV.

(2) (3)



#### **10** Power Supply Recommendations

The device is designed to operate from a VIN range of 0.65 V to 3.6 V. The VIN power supply must be well regulated and placed as close to the device terminal as possible. The power supply must be able to withstand all transient load current steps. In most situations, using an input capacitance of 1  $\mu$ F is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance may be required on the input.

### 11 Layout

#### 11.1 Layout Guidelines

All traces must be as short as possible for best performance. Using wide traces for  $V_{IN}$ ,  $V_{OUT}$ , and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

VIA to Power Ground Plane

#### 11.2 Layout Example




Figure 4. TPS22970 Package Layout



### **12 Device and Documentation Support**

#### **12.1** Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

TPS22970 Load Switch Evaluation Module

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **12.3 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



12-Jun-2017

## PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
PTPS22970YZPT	ACTIVE	DSBGA	YZP	8	250	TBD	Call TI	Call TI	-40 to 85		Samples
TPS22970YZPR	PREVIEW	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 85	1CNI	
TPS22970YZPT	PREVIEW	DSBGA	YZP	8	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 85	1CMI	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



12-Jun-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22970YZPR	DSBGA	YZP	8	3000	180.0	8.4	1.02	2.02	0.63	2.0	8.0	Q1
TPS22970YZPT	DSBGA	YZP	8	250	180.0	8.4	1.02	2.02	0.63	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

13-Jun-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22970YZPR	DSBGA	YZP	8	3000	182.0	182.0	20.0
TPS22970YZPT	DSBGA	YZP	8	250	182.0	182.0	20.0


# YZP0008



# **PACKAGE OUTLINE**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



# YZP0008

# **EXAMPLE BOARD LAYOUT**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



# YZP0008

# **EXAMPLE STENCIL DESIGN**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated