

Single Channel, Ultra-Low Resistance Load Switch

Check for Samples: TPS22967

FEATURES

- **Integrated Single Channel Load Switch**
- Input Voltage Range: 0.8V to 5.5V
- Ultra low Ron Resistance
 - $R_{ON} = 22m\Omega$ at $V_{IN} = 5V$ ($V_{BIAS} = 5V$)
 - $-R_{ON} = 22m\Omega$ at $V_{IN} = 3.6V$ ($V_{BIAS} = 5V$)
 - R_{ON} = 22mΩ at V_{IN} = 1.8V (V_{BIAS} = 5V)
- **4A Maximum Continuous Switch Current**
- Low Quiescent Current (50µA)
- Low Control Input Threshold Enables Use of 1.2V/1.8V/2.5V/3.3V Logic
- Configurable Rise Time
- **Quick Output Discharge (QOD)**
- **SON 8-pin Package With Thermal Pad**
- **ESD Performance Tested per JESD 22**
 - 2KV HBM and 1KV CDM

APPLICATIONS

- Ultrabook™
- Notebooks/Netbooks
- **Tablet PC**
- **Consumer Electronics**
- Set-top Boxes/Residental Gateways
- **Telecom Systems**
- Solid State Drives (SSD)

DESCRIPTION


The TPS22967 is a small, ultra-low R_{ON}, single channel load switch with controlled turn on. The device contains an N-channel MOSFET that can operate over an input voltage range of 0.8V to 5.5V and can support a maximum continuous current of 4A. The switch is controlled by an on/off input (ON), which is capable of interfacing directly with lowvoltage control signals. In the TPS22967, a 225-Ω pull-down resistor is added for quick output discharge when switch is turned off.

The TPS22967 is available in a small, space-saving 2mm x 2mm 8-pin SON package (DSG) with integrated thermal pad allowing for high power dissipation. The device is characterized for operation over the free-air temperature range of -40°C to 85°C.

Feature List

R _{ON} Typical at 3.6 V (V _{BIAS} = 5V)	22 mΩ
Rise Time ⁽¹⁾	Adjustable
Quick Output Discharge ⁽²⁾	Yes
Maximum Output Current	4 A
GPIO Enable	Active High
Operating Temperature	-40°C to 85°C

- (1) See Application Information section for CT cap value vs. rise time.
- (2) This feature discharges the output of the switch to GND through a 225- Ω resistor, preventing the output from floating.



Typical Application

ORDERING INFORMATION

For package and ordering information, see the Package Option Addendum at the end of this document.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Ultrabook is a trademark of Intel.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range (unless otherwise noted)(1)(2)

			VALUE	UNIT ⁽²⁾
V _{IN}	Input voltage range		-0.3 to 6	V
V _{OUT}	Output voltage range		-0.3 to 6	V
V _{BIAS}	Bias voltage range		-0.3 to 6	V
V _{ON}	ON voltage range		-0.3 to 6	V
I _{MAX}	Maximum continuous switc	h current	4	Α
I _{PLS}	Maximum pulsed switch cu	rrent, pulse <300 µs, 2% duty cycle	6	Α
T _A	Operating free-air temperat	ure range ⁽³⁾	-40 to 85	°C
T _J	Maximum junction tempera	ture	125	°C
T _{STG}	Storage temperature range		-65 to 150	°C
T _{LEAD}	Maximum lead temperature	e (10-s soldering time)	300	°C
F0D	Electrostatic discharge	Human-Body Model (HBM)	2000	.,
ESD	protection	Charged-Device Model (CDM)	1000	V

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

THERMAL INFORMATION

	TUEDNAL METRIC(1)	TPS22967	LINUTO
	THERMAL METRIC ⁽¹⁾	DSG (8 PINS)	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	65.3	
θ_{JCtop}	Junction-to-case (top) thermal resistance	74.2	
θ_{JB}	Junction-to-board thermal resistance	35.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.2	C/VV
ΨЈВ	Junction-to-board characterization parameter	36.0	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	12.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature $[T_{A(max)}]$ is dependent on the maximum operating junction temperature $[T_{J(max)}]$, the maximum power dissipation of the device in the application $[P_{D(max)}]$, and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}) , as given by the following equation: $TA_{(max)} = T_{J(max)} - (\theta_{JA} \times P_{D(max)})$

RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
V_{IN}	Input voltage range		0.8	V_{BIAS}	٧
V_{BIAS}	Bias voltage range		2.5	5.5	٧
V _{ON}	ON voltage range		0	5.5	V
V _{OUT}	Output voltage range			V _{IN}	V
V _{IH}	High-level input voltage, ON	V _{BIAS} = 2.5 V to 5.5 V	1.2	5.5	V
V _{IL}	Low-level input voltage, ON	V _{BIAS} = 2.5 V to 5.5 V	0	0.5	V
C _{IN}	Input capacitor		1 ⁽¹⁾		μF

⁽¹⁾ Refer to Application Information section.

ELECTRICAL CHARACTERISTICS

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$ (Full) and $V_{\text{RIAS}} = 5.0 \text{ V}$. Typical values are for $T_{A} = 25^{\circ}\text{C}$.

	PARAMETER	TEST CON	TEST CONDITIONS			MAX	UNIT
POWER SU	PPLIES AND CURRENTS	1				<u>'</u>	
I _{IN(VBIAS-ON)}	V _{BIAS} quiescent current	$I_{OUT} = 0,$ $V_{IN} = V_{ON} = V_{BIAS} = 5.$	0 V	Full	50	75	μA
I _{IN(VBIAS-OFF)}	V _{BIAS} shutdown current	$V_{ON} = GND, V_{OUT} = 0$	V	Full		2	μΑ
			$V_{IN} = 5.0 \ V$		0.2	8	
	V off state supply support	$V_{ON} = GND,$	$V_{IN} = 3.3 \text{ V}$	F	0.02	3	
I _{IN(VIN-OFF)}	V _{IN} off-state supply current	$V_{OUT} = 0 V$	V _{IN} = 1.8 V	Full -	0.01	2	μA
			V _{IN} = 0.8 V		0.005	1	
I _{ON}	ON pin input leakage current	V _{ON} = 5.5 V		Full		0.5	μA
RESISTANC	E CHARACTERISTICS			•			
				25°C	22	33	
			$V_{IN} = 5.0 \text{ V}$	Full		35	mΩ
			V 22V	25°C	22	33	0
			$V_{IN} = 3.3 \text{ V}$	Full		35	mΩ
			., , , , , , ,	25°C	22	33	
5	21	$I_{OUT} = -200 \text{ mA},$	V _{IN} = 1.8 V	Full		35	mΩ
R _{ON}	ON-state resistance	$V_{BIAS} = 5.0 \text{ V}$., , , , , , , ,	25°C	22	33	_
			V _{IN} = 1.5 V	Full		35	mΩ
			.,	25°C	22	33	
			V _{IN} = 1.2 V	Full		35	mΩ
			.,	25°C	22	33	mΩ
			V _{IN} = 0.8 V	Full		35	
R _{PD}	Output pulldown resistance	$V_{IN} = 5.0 \text{ V}, V_{ON} = 0 \text{V},$	I _{OUT} = 15 mA	Full	225	300	Ω


ELECTRICAL CHARACTERISTICS

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$ (Full) and $V_{BIAS} = 2.5 \text{ V}$. Typical values are for $T_{A} = 25^{\circ}\text{C}$.


	PARAMETER	TEST CONDITIO	T _A	MIN TYP	MAX	UNIT	
POWER SUF	PPLIES AND CURRENTS						
I _{IN(VBIAS-ON)}	V _{BIAS} quiescent current	$I_{OUT} = 0,$ $V_{IN} = V_{ON} = V_{BIAS} = 2.5 \text{ V}$		Full	20	30	μΑ
I _{IN(VBIAS-OFF)}	V _{BIAS} shutdown current	$V_{ON} = GND, V_{OUT} = 0 V$		Full		2	μΑ
			$V_{IN} = 2.5 V$		0.01	3	
	V off state assembly assembly	$V_{ON} = GND,$	$V_{IN} = 1.8 \ V$	F	0.01	2	
I _{IN(VIN-OFF)}	V _{IN} off-state supply current	$V_{OUT} = 0 V$	V _{IN} = 1.2 V	Full	0.005	2	μΑ
			V _{IN} = 0.8 V		0.003	1	
I _{ON}	ON pin input leakage current	V _{ON} = 5.5 V		Full		0.5	μΑ
RESISTANC	E CHARACTERISTICS			•			
			\/ 0.5.\/	25°C	26	38	mΩ
			$V_{IN} = 2.5 \text{ V}$	Full		40	
			V _{IN} = 1.8 V	25°C	26	38	mΩ
				Full		40	11152
D	ON state registeres	$I_{OUT} = -200 \text{ mA},$	\/ 15\/	25°C	25	38	~ 0
R _{ON}	ON-state resistance	V _{BIAS} = 2.5 V	$V_{IN} = 1.5 V$	Full		40	mΩ
				25°C	24	38	_
			$V_{IN} = 1.2 \text{ V}$	Full		40	mΩ
			\/ 0.0\/	25°C	24	38	
		$V_{IN} = 0.8 \text{ V}$		Full		40	mΩ
R _{PD}	Output pulldown resistance	V _{IN} = 2.5 V, V _{ON} = 0V, I _{OUT}	Full	275	325	Ω	



SWITCHING CHARACTERISTIC MEASUREMENT INFORMATION



TEST CIRCUIT



(A) Rise and fall times of the control signal is 100ns.

Figure 1. Test Circuit and Timing Waveforms

SWITCHING CHARACTERISTICS

	PARAMETER	TEST CONDITION	MIN TYP MA	XX UNIT
V _{IN} = \	V _{ON} = V _{BIAS} = 5 V, T _A = 25	°C (unless otherwise noted)		,
t _{ON}	Turn-on time		1325	
t _{OFF}	Turn-off time		10	
t _R	V _{OUT} rise time	$R_L = 10-\Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	1625	μs
t _F	V _{OUT} fall time		3.5	
t_D	ON delay time		500	
$V_{IN} = 0$	0.8 V, V _{ON} = V _{BIAS} = 5V, T _A	_A = 25°C (unless otherwise noted)		
t _{ON}	Turn-on time		600	
t _{OFF}	Turn-off time		80	
t_R	V _{OUT} rise time	$R_L = 10-\Omega, C_L = 0.1 \ \mu F, C_T = 1000 \ pF$	300	μs
t _F	V _{OUT} fall time		5.5	
t _D	ON delay time		460	
$V_{IN} = 2$	$2.5V, V_{ON} = 5 V, V_{BIAS} = 2.$	5V, T _A = 25°C (unless otherwise noted)		
t _{ON}	Turn-on time		2200	
t _{OFF}	Turn-off time		9	
t_R	V _{OUT} rise time	$R_L = 10-\Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	2275	μs
t_F	V _{OUT} fall time		3.1	
t_D	ON delay time		1075	
V _{IN} = 0	$0.8 \text{ V}, \text{ V}_{ON} = 5 \text{ V}, \text{ V}_{BIAS} = 2$.5 V, T _A = 25°C (unless otherwise noted)		
t _{ON}	Turn-on time		1450	
t _{OFF}	Turn-off time		60	
t _R	V _{OUT} rise time	$R_L = 10-\Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	875	μs
t _F	V _{OUT} fall time		5.5	
t _D	ON delay time		1010	

Copyright © 2013, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

FUNCTIONAL BLOCK DIAGRAM





Figure 2. Functional Block Diagram

Table 1. FUNCTIONAL TABLE

ON	VIN to VOUT	VOUT to GND		
L	Off	On		
Н	On	Off		

Submit Documentation Feedback




TOP VIEW BOTTOM VIEW


PIN DESCRIPTIONS


TPS22967	PIN NAME	1/0	DESCRIPTION				
DSG	PIN NAME	1/0	DESCRIPTION				
1	VIN	I	Switch input. Input capacitor recommended for minimizing V_{IN} dip. Recommended voltage range for this pin for optimal R_{ON} performance is 0.8V to V_{BIAS} .				
2	VIN	I	Switch input. Input capacitor recommended for minimizing V_{IN} dip. Recommended voltage range for this pin for optimal R_{ON} performance is 0.8V to V_{BIAS} .				
3	ON	I	Active high switch control input. Do not leave floating.				
4	VBIAS	I	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.5V to 5.5V. See Application Information section for more information.				
5	GND	-	Device ground.				
6	СТ	0	Switch slew rate control. Can be left floating. See Application Information section for more information.				
7	VOUT	0	Switch output.				
8	VOUT	0	Switch output.				
	Thermal Pad	-	Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See Application Information for layout guidelines.				




TYPICAL CHARACTERISTICS













TYPICAL CHARACTERISTICS (continued)


























TYPICAL CHARACTERISTICS (continued)



1.2

1.4

1.6 1.8

VIN (V)

2.2

2.4

2.6

G042

G047

0.8 1.2 1.6

2 2.4 2.8 3.2 3.6


VIN (V)


4


































APPLICATION INFORMATION

ON/OFF CONTROL

The ON pin controls the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic thresholds. It can be used with any microcontroller with 1.2V or higher GPIO voltage. This pin cannot be left floating and must be driven either high or low for proper functionality.

INPUT CAPACITOR (OPTIONAL)

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between VIN and GND. A 1- μ F ceramic capacitor, C_{IN} , placed close to the pins, is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high current applications. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

OUTPUT CAPACITOR (OPTIONAL)

Due to the integrated body diode in the NMOS switch, a C_{IN} greater than C_{L} is highly recommended. A C_{L} greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This could result in current flow through the body diode from VOUT to VIN. A C_{IN} to C_{L} ratio of 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup, however a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) could cause slightly more V_{IN} dip upon turn-on due to inrush currents. This can be mitigated by increasing the capacitance on the CT pin for a longer rise time (see below).

VIN and VBIAS VOLTAGE RANGE

For optimal R_{ON} performance, make sure $V_{IN} \le V_{BIAS}$. The device will still be functional if $V_{IN} > V_{BIAS}$ but it will exhibit R_{ON} greater than what is listed in the ELECTRICAL CHARACTERISTICS table. See Figure 3 for an example of a typical device. Notice the increasing R_{ON} as V_{IN} exceeds V_{BIAS} voltage. Be sure to never exceed the maximum voltage rating for VIN and VBIAS.




Figure 3. R_{ON} vs. V_{IN} ($V_{IN} > V_{BIAS}$)

ADJUSTABLE RISE TIME

A capacitor to GND on the CT pin sets the VOUT slew rate. The voltage on the CT pin can be as high as 12V. Therefore, the minimum voltage rating for the CT cap should be 25V for optimal performance. An approximate formula for the relationship between CT and slew rate is (the equation below accounts for 10% to 90% measurement on V_{OUT} and does **NOT** apply for CT = 0pF. Use table below to determine rise times for when CT = 0pF):

$$SR = 0.39 \times CT + 13.4$$
 (1)

Where,

 $SR = slew rate (in \mu s/V)$

CT = the capacitance value on the CT pin (in pF)


The units for the constant 13.4 is in μ s/V. The units for the constant 0.39 are in μ s/(V*pF).

Rise time can be calculated by multiplying the input voltage by the slew rate. The table below contains rise time values measured on a typical device. Rise times shown below are only valid for the power-up sequence where V_{IN} and V_{BIAS} are already in steady state condition, and the ON pin is asserted high.

CTx (pF)	RISE TIME (μ s) 10% - 90%, C_L = 0.1 μ F, C_{IN} = 1 μ F, R_L = 10 Ω TYPICAL VALUES at 25°C, 25V X7R 10% CERAMIC CAP											
	5V	3.3V	1.8V	1.5V	1.2V	1.05V	V8.0					
0	127	93	62	55	51	46	42					
220	475	314	188	162	141	125	103					
470	939	637	359	304	255	218	188					
1000	1869	1229	684	567	476	414	344					
2200	4020	2614	1469	1211	1024	876	681					
4700	8690	5746	3167	2703	2139	1877	1568					
10000	18360	12550	6849	5836	4782	4089	3449					

SAFE OPERATING AREA (SOA)

The SOA curves show the continuous current carrying capability of the device versus ambient temperature (T_A) to ensure reliable operation over 70,000 hours of device lifetime. The different curves represent the *percentage On time* over device lifetime and can be used as a reference to understand the current carrying capability of TPS22967 under different use cases. It is recommended to maintain continuous current at or below the SOA curves shown in Figure 4.



"On time" is the duration of time that the device is enabled (ON \geq V_{IH}) over 70,000 hour lifetime.

Figure 4. Safe Operating Area

BOARD LAYOUT AND THERMAL CONSIDERATIONS

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

The maximum IC junction temperature should be restricted to 125° C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(max)}$ for a given output current and ambient temperature, use the following equation as a guideline:

$$\mathsf{P}_{\mathsf{D}(\mathsf{max})} = \frac{\mathsf{T}_{\mathsf{J}(\mathsf{max})} - \mathsf{T}_{\mathsf{A}}}{\Theta_{\mathsf{JA}}} \tag{2}$$

Where:


 $P_{D(max)}$ = maximum allowable power dissipation

T_{J(max)} = maximum allowable junction temperature (125°C for the TPS22967)

 T_A = ambient temperature of the device

 Θ_{JA} = junction to air thermal impedance. See Thermal Information section. This parameter is highly dependent upon board layout.

The figure below shows an example of a layout. Notice the thermal vias located under the exposed thermal pad of the device. This allows for thermal diffusion away from the device.





PACKAGE OPTION ADDENDUM

20-Aug-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22967DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		ZTU	Samples
TPS22967DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		ZTU	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Sep-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22967DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS22967DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 7-Sep-2013




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22967DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS22967DSGT	WSON	DSG	8	250	210.0	185.0	35.0

DSG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice.
- Quad Flatpack, No-Leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-229.



DSG (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4208347/G 08/13

NOTE: All linear dimensions are in millimeters



DSG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>