

## TPD4E02B04-Q1 4-Channel ESD Protection Diode for USB Type-C and HDMI 2.0

### 1 Features

- AEC-Q101 Qualified
- IEC 61000-4-2 Level 4 ESD Protection
  - ±12-kV Contact Discharge
  - ±15-kV Air Gap Discharge
- ISO 10605 (330 pF, 330 Ω) ESD Protection
  - ±8 kV Contact Discharge
  - ±15-kV Air Gap Discharge
- IEC 61000-4-4 EFT Protection
  - 80 A (5/50 ns)
- IEC 61000-4-5 Surge Protection
  - 2 A (8/20 μs)
- IO Capacitance:
  - 0.25 pF (Typical)
- DC Breakdown Voltage: 5.5 V (Minimum)
- Ultra Low Leakage Current: 10 nA (Maximum)
- Low ESD Clamping Voltage: 8.8 V at 5-A TLP
- Supports High Speed Interfaces up to 10 Gbps
- Industrial Temperature Range: –40°C to +125°C
- Easy Flow-Through Routing Package

### 2 Applications

- End Equipment
  - Head Unit
  - Rear Seat Entertainment
  - Telematics
  - USB Hub
  - Cluster
  - Body Control Module
  - Media Interface
- Interfaces
  - USB Type-C
  - USB 3.1 Gen 2
  - HDMI 2.0/1.4
  - USB 3.0
  - DisplayPort 1.3
  - Ethernet

### 3 Description

The TPD4E02B04-Q1 is an automotive-qualified bidirectional TVS ESD protection diode array for USB Type-C and HDMI 2.0 circuit protection. The TPD4E02B04-Q1 is rated to dissipate ESD strikes at the maximum level specified in the IEC 61000-4-2 international standard (Level 4).

This device features a 0.25-pF IO capacitance per channel making it ideal for protecting high-speed interfaces up to 10 Gbps such as USB 3.1 Gen2. The low dynamic resistance and low clamping voltage ensure system level protection against transient events.

The TPD4E02B04-Q1 is offered in the industry standard USON-10 (DQA) package. The package features flow-through routing and 0.5-mm pin pitch easing implementation and reducing design time.


This device is also available without automotive qualification: [TPD4E02B04](#).

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPD4E02B04-Q1	USON (10)	2.50 mm x 1.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Typical Application Schematic



## Table of Contents


<b>1 Features</b> .....	<b>1</b>	7.3 Feature Description .....	<b>10</b>
<b>2 Applications</b> .....	<b>1</b>	7.4 Device Functional Modes .....	<b>11</b>
<b>3 Description</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>12</b>
<b>4 Revision History</b> .....	<b>2</b>	8.1 Application Information .....	<b>12</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.2 Typical Application .....	<b>12</b>
<b>6 Specifications</b> .....	<b>4</b>	<b>9 Power Supply Recommendations</b> .....	<b>15</b>
6.1 Absolute Maximum Ratings .....	<b>4</b>	<b>10 Layout</b> .....	<b>15</b>
6.2 ESD Ratings—AEC Specification .....	<b>4</b>	10.1 Layout Guidelines .....	<b>15</b>
6.3 ESD Ratings—IEC Specification .....	<b>4</b>	10.2 Layout Examples .....	<b>15</b>
6.4 ESD Ratings—ISO Specification .....	<b>4</b>	<b>11 Device and Documentation Support</b> .....	<b>17</b>
6.5 Recommended Operating Conditions .....	<b>4</b>	11.1 Documentation Support .....	<b>17</b>
6.6 Thermal Information .....	<b>4</b>	11.2 Receiving Notification of Documentation Updates .....	<b>17</b>
6.7 Electrical Characteristics .....	<b>5</b>	11.3 Community Resources .....	<b>17</b>
6.8 Typical Characteristics .....	<b>6</b>	11.4 Trademarks .....	<b>17</b>
<b>7 Detailed Description</b> .....	<b>10</b>	11.5 Electrostatic Discharge Caution .....	<b>17</b>
7.1 Overview .....	<b>10</b>	11.6 Glossary .....	<b>17</b>
7.2 Functional Block Diagram .....	<b>10</b>	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>18</b>

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
June 2017	*	Initial release.

## 5 Pin Configuration and Functions



### Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
GND	3	Ground	Ground. Connect to ground
GND	8		
IO1	1	I/O	ESD protected channel
IO2	2		
IO3	4		
IO4	5		
NC	6	NC	Not connected; Used for optional straight-through routing. Can be left floating or grounded
NC	7		
NC	9		
NC	10		

**ADVANCE INFORMATION**

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Electrical fast transient	IEC 61000-4-5 (5/50 ns) at 25°C		80	A
Peak pulse	IEC 61000-4-5 power ( $t_p - 8/20 \mu\text{s}$ ) at 25°C		17	W
	IEC 61000-4-5 Ccurrent ( $t_p - 8/20 \mu\text{s}$ ) at 25°C		2	A
$T_A$	Operating free-air temperature	-40	125	°C
$T_{\text{stg}}$	Storage temperature	-65	155	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings—AEC Specification

		VALUE	UNIT
$V_{\text{(ESD)}}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2500
		Charged-device model (CDM), per AEC Q100-011	±1000

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 ESD Ratings—IEC Specification

		VALUE	UNIT
$V_{\text{(ESD)}}$	Electrostatic discharge	IEC 61000-4-2 contact discharge	±12000
		IEC 61000-4-2 air-gap discharge	±15000

### 6.4 ESD Ratings—ISO Specification

			VALUE	UNIT
$V_{\text{(ESD)}}$	Electrostatic discharge	ISO 10605 330 pF, 330 $\Omega$ , IO	Contact discharge <sup>(1)</sup>	±8000
			Air-gap discharge <sup>(1)</sup>	±15000

(1)  $V_{\text{OUT}}$  was tested on a PCB with input and output bypassing capacitors of 0.1  $\mu\text{F}$  and 120  $\mu\text{F}$ , respectively.

### 6.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{\text{IO}}$	Input pin voltage	-3.6	3.6	V
$T_A$	Operating free-air temperature	-40	125	°C

### 6.6 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPD4E02B04-Q1	UNIT
		DQA (USON)	
		10 PINS	
$R_{\theta\text{JA}}$	Junction-to-ambient thermal resistance	348.7	°C/W
$R_{\theta\text{JC(top)}}$	Junction-to-case (top) thermal resistance	214.1	°C/W
$R_{\theta\text{JB}}$	Junction-to-board thermal resistance	270.7	°C/W
$\psi_{\text{JT}}$	Junction-to-top characterization parameter	81.7	°C/W
$\psi_{\text{JB}}$	Junction-to-board characterization parameter	270.7	°C/W
$R_{\theta\text{JC(bot)}}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.7 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>RWM</sub>	Reverse stand-off voltage	I <sub>IO</sub> < 10 nA	-3.6		3.6	V
V <sub>BRF</sub>	Breakdown voltage, any IO pin to GND <sup>(1)</sup>	I <sub>IO</sub> = 1 mA, T <sub>A</sub> = 25°C	5.5	6.4	7.5	V
V <sub>BRR</sub>	Breakdown voltage, GND to any IO pin <sup>(1)</sup>	I <sub>IO</sub> = 1 mA, T <sub>A</sub> = 25°C	-5.5	-6.4	-7.5	V
V <sub>HOLD</sub>	Holding voltage <sup>(2)</sup>	I <sub>IO</sub> = 1 mA		5.8		V
V <sub>CLAMP</sub>	Clamping voltage	I <sub>PP</sub> = 1 A, TLP, from IO to GND		6.6		V
		I <sub>PP</sub> = 5 A, TLP, from IO to GND		8.8		
		I <sub>PP</sub> = 1 A, TLP, from GND to IO		6.6		
		I <sub>PP</sub> = 5 A, TLP, from GND to IO		8.8		
I <sub>LEAK</sub>	Leakage current, any IO to GND	V <sub>IO</sub> = ±2.5 V			10	nA
R <sub>DYN</sub>	Dynamic resistance	IO to GND		0.47		Ω
		GND to IO		0.47		
C <sub>L</sub>	Line capacitance	V <sub>IO</sub> = 0 V, f = 1 MHz, IO to GND, T <sub>A</sub> = 25°C		0.25		pF
ΔC <sub>L</sub>	Variation of line capacitance	Delta of capacitance between any two IO pins, V <sub>IO</sub> = 0 V, f = 1 MHz, T <sub>A</sub> = 25°C, GND = 0 V		0.01	0.07	pF
C <sub>CROSS</sub>	Channel to channel capacitance	Capacitance from one IO to another, V <sub>IO</sub> = 0 V, f = 1 MHz, GND = 0 V		0.13		pF

- (1) V<sub>BRF</sub> and V<sub>BRR</sub> are defined as the voltage when 1 mA is applied in the positive-going direction, before the device latches into the snapback state.
- (2) V<sub>HOLD</sub> is defined as the voltage when 1 mA is applied in the negative-going direction, after the device has successfully latched into the snapback state.

## 6.8 Typical Characteristics




Figure 1. Positive TLP Curve




Figure 2. Negative TLP Curve




Figure 3. Surge Curve ( $t_p = 8/20 \mu s$ ), any IO pin to GND




Figure 4. 8-kV IEC Waveform




Figure 5. -8-kV IEC Waveform




Figure 6. Capacitance vs Bias Voltage

Typical Characteristics (continued)




Figure 7. Capacitance vs Ambient Temperature




Figure 8. Leakage Current vs Temperature




Figure 9. DC Voltage Sweep I-V Curve




Figure 10. Capacitance vs Frequency




Figure 11. 8-kV IEC Waveform through 2-m HDMI Cable




Figure 12. -8-kV IEC Waveform through 2-m HDMI Cable

ADVANCE INFORMATION

Typical Characteristics (continued)




Figure 13. USB3.0 Eye Diagram (Bare Board)

Figure 14. USB3.0 Eye Diagram (With TPD4E02B04-Q1)




Figure 15. USB3.1 Gen 2 Eye Diagram (Bare Board)




Figure 16. USB3.1 Gen 2 Eye Diagram (With TPD4E02B04-Q1)




Figure 17. HDMI2.0 6-Gbps TP2 Eye Diagram (Bare Board)





Figure 18. HDMI2.0 6-Gbps TP2 Eye Diagram (With TPD4E02B04-Q1)

ADVANCE INFORMATION



Typical Characteristics (continued)




ADVANCE INFORMATION

## 7 Detailed Description

### 7.1 Overview

The TPD4E02B04-Q1 is an automotive-qualified bidirectional ESD Protection Diode with ultra-low capacitance. This device can dissipate ESD strikes above the maximum level specified by the IEC 61000-4-2 (Level 4) International Standard. The ultra-low capacitance makes this device ideal for protecting any super high-speed signal pins.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 AEC-Q101 Qualified

This device is qualified to AEC-Q101 standards and is qualified to operate from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

#### 7.3.2 ISO 10605 ESD Protection

The I/O pins can withstand ESD events of at least  $\pm 8\text{-kV}$  contact and  $\pm 15\text{-kV}$  air gap according to the ISO 10605 (330 pF, 330  $\Omega$ ) standard. The device diverts the current to ground.

#### 7.3.3 IEC 61000-4-2 ESD Protection

The I/O pins can withstand ESD events up to  $\pm 12\text{-kV}$  contact and  $\pm 15\text{-kV}$  air gap. An ESD-surge clamp diverts the current to ground.

#### 7.3.4 IEC 61000-4-4 EFT Protection

The I/O pins can withstand an electrical fast transient burst of up to 80 A (5/50 ns waveform, 4 kV with 50- $\Omega$  impedance). An ESD-surge clamp diverts the current to ground.

#### 7.3.5 IEC 61000-4-5 Surge Protection

The I/O pins can withstand surge events up to 2 A and 17 W (8/20  $\mu\text{s}$  waveform). An ESD-surge clamp diverts this current to ground.

#### 7.3.6 IO Capacitance

The capacitance between each I/O pin to ground is 0.25 pF (typical). This device supports data rates up to 10 Gbps.

#### 7.3.7 DC Breakdown Voltage

The DC breakdown voltage of each I/O pin is a minimum of  $\pm 5.5\text{ V}$ . This ensures that sensitive equipment is protected from surges above the reverse standoff voltage of  $\pm 3.6\text{ V}$ .

#### 7.3.8 Ultra Low Leakage Current

The I/O pins feature an ultra-low leakage current of 10 nA (maximum) with a bias of  $\pm 2.5\text{ V}$ .

## Feature Description (continued)

### 7.3.9 Low ESD Clamping Voltage

The I/O pins feature an ESD clamp that is capable of clamping the voltage to 8.8 V ( $I_{PP} = 5$  A).

### 7.3.10 Supports High Speed Interfaces

This device is capable of supporting high speed interfaces up to 10 Gbps, because of the extremely low IO capacitance.

### 7.3.11 Industrial Temperature Range

This device features an industrial operating range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

### 7.3.12 Easy Flow-Through Routing Package

The layout of this device makes it simple and easy to add protection to an existing layout. The packages offers flow-through routing, requiring minimal modification to an existing layout.

## 7.4 Device Functional Modes

The TPD4E02B04-Q1 is a passive integrated circuit that triggers when voltages are above  $V_{BRF}$  or below  $V_{BRR}$ . During ESD events, voltages as high as  $\pm 15$  kV (air) can be directed to ground via the internal diode network. When the voltages on the protected line fall below the trigger levels of the TPD4E02B04-Q1 (usually within 10s of nano-seconds) the device reverts to passive.

## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPD4E02B04-Q1 is a diode type TVS which is used to provide a path to ground for dissipating ESD events on high-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low  $R_{DYN}$  of the triggered TVS holds this voltage,  $V_{CLAMP}$ , to a safe level for the protected IC.

### 8.2 Typical Application




Figure 20. USB 3.1 Gen 2 Type-C ESD Schematic

Typical Application (continued)




Figure 21. USB 3.1 Gen 2 SuperSpeed Layout

8.2.1 Design Requirements

For this design example two TPD4E02B04-Q1 devices and two TPD4E05U06 devices are being used in a USB 3.1 Gen 2 Type-C application. This provides a complete ESD protection scheme.

Given the USB 3.1 Gen 2 Type-C application, the parameters listed in Table 1 are known.

Table 1. Design Parameters

DESIGN PARAMETER	VALUE
Signal Range on SuperSpeed+ Lines	0 V to 3.6 V
Operating Frequency on SuperSpeed+ Lines	5 GHz
Signal Range on CC, SBU, and DP/DM Lines	0 V to 5 V
Operating Frequency on CC, SBU, and DP/DM Lines	up to 480 MHz

8.2.2 Detailed Design Procedure

8.2.2.1 Signal Range


The TPD4E02B04-Q1 supports signal ranges between –3.6 V and 3.6 V, which supports the SuperSpeed+ pairs on the USB Type-C application. The TPD4E05U06 supports signal ranges between 0 V and 5.5 V, which supports the CC, SBU, and DP/DM lines.

ADVANCE INFORMATION


### 8.2.2.2 Operating Frequency

The TPD4E02B04-Q1 has a 0.25 pF (typical) capacitance, which supports the USB3.1 Gen 2 data rates of 10 Gbps. The TPD4E05U06 has a 0.5 pF (typical) capacitance, which easily supports the CC, SBU, and DP/DM data rates.

### 8.2.3 Application Curves



**Figure 22. USB 3.1 Gen 2 10-Gbps Eye Diagram (Bare Board)**



**Figure 23. USB 3.1 Gen 2 10-Gbps Eye Diagram (With TPD4E02B04-Q1)**

## 9 Power Supply Recommendations

This device is a passive ESD device so there is no need to power it. Take care not to violate the recommended I/O specification (–3.6 V to 3.6 V) to ensure the device functions properly.

## 10 Layout

### 10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

### 10.2 Layout Examples









Figure 24. USB Type-C Mid-Mount, Hybrid Connector with One-Sided ESD Layout

Layout Examples (continued)

ADVANCE INFORMATION

- Legend**
-  Top Layer
  -  Bottom Layer
  -  Pin to GND
  -  VIA to Other Layer
  -  VIA to GND Plane




Figure 25. HDMI2.0 Type-A Transmitter Port Layout



## 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- *Reading and Understanding an ESD Protection Datasheet*, [SLLA305](#)
- *ESD Layout Guide*, [SLVA680](#)
- *Picking ESD Diodes for Ultra High-Speed Data Lines*, [SLVA785](#)
- *TPD4E02B04EVM Users Guide*, [SLVUAH6](#)

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

ADVANCE INFORMATION

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PTPD4E02B04QDQARQ1	ACTIVE	USON	DQA	10	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TPD4E02B04QDQARQ1	PREVIEW	USON	DQA	10	3000	TBD	Call TI	Call TI	-40 to 125		

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=100ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPD4E02B04-Q1 :**


- Catalog: [TPD4E02B04](#)

## NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

DQA (R-PSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



Bottom View

4209584/B 09/2009

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. SON (Small Outline No-Lead) package configuration.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.