











TPD2S701-Q1

SLLSEY0 - APRIL 2017

TPD2S701-Q1 Automotive USB 2-Channel Data Line Short-to-V_{BUS} and IEC ESD Protection

Features

- AEC-Q100 Qualified
 - 40°C to +125°C Operating Temperature Range
- Short-to-VBUS Protection on VD+ and VD-
- ESD Performance VD+, VD-
 - ±8-kV Contact Discharge (IEC 61000-4-2 and ISO 10605 330 pF, 330 Ω)
 - ±15-kV Air-Gap Discharge (IEC 61000-4-2 and ISO 10605 330 pF, 330 Ω)
- High Speed Data Switches (1-GHz Bandwidth)
- Only Requires 5-V Power Supply
- Adjustable OVP Threshold
- Fast Overvoltage Response Time (200 ns typical)
- Thermal Shutdown Feature
- Integrated Input Enable and Fault Output Signal
- Flow-through Routing for Data Integrity
 - 10-pin VSSOP Package (3 mm x 3 mm)
 - 10-pin QFN Package (2.5 mm x 2.5 mm)

2 Applications

- **End Equipment**
 - **Head Unit**
 - Rear Seat Entertainment
 - **Telematics**
 - **USB Hubs**
 - Navigation Modules
 - Media Interface
- Interfaces
 - **USB 2.0**
 - **USB 3.0**

3 Description

The TPD2S701-Q1 is a 2-Channel Data Line Shortto-V_{BLIS} and IEC61000-4-2 ESD protection device for automotive high-speed interfaces like USB 2.0. The TPD2S701-Q1 contains two data line nFET switches which ensure safe data communication by providing best in class bandwidth for minimal signal degradation while simultaneously protecting the internal system circuits from any conditions at the VD+ and VD- pins.

On these pins, this device can handle overvoltage protection up to 7-V DC. This provides sufficient protection for shorting the data lines to the USB V_{BUS} rail. The overvoltage protection circuit provides the most reliable short to V_{BUS} isolation in the industry, shutting off the data switches in 200 ns and protecting the upstream circuitry from harmful voltage and current spikes.

Additionally, the TPD2S701-Q1 only requires a single power supply of 5 V in order to optimize power tree size and cost. The OVP threshold and clamping circuit can be adjusted by a resistor divider network to provide a simple, cost effective way to optimize system protection for any transceiver. TPD2S701-Q1 also includes a FLT pin which provides an indication when the device sees an overvoltage condition and automatically resets when the overvoltage condition is removed.


The TPD2S701-Q1 also integrates system level IEC 61000-4-2 and ISO 10605 ESD clamps on the VD+ and VD- pins, thus eliminating the need for external high voltage, low capacitance TVS clamp circuits in the application.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
TDD00704_04	VSSOP (10)	3.00 mm × 3.00 mm			
TPD2S701-Q1	QFN (10)	2.50 mm × 2.50 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Functional Block Diagram



Copyright @ 2017, Texas Instruments Incorporated



Table of Contents

1	Features 1		8.2 Functional Block Diagram	15
2	Applications 1		8.3 Feature Description	16
3	Description 1		8.4 Device Functional Modes	17
4	Revision History2	9	Application and Implementation	18
5	Pin Configuration and Functions		9.1 Application Information	18
6	Specifications4		9.2 Typical Application	18
U	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	21
	6.2 ESD Ratings—AEC Specification		10.1 V _{PWR} Path	21
	6.3 ESD Ratings—AEC Specification		10.2 V _{REF} Pin	
	6.4 ESD Ratings—ISO Specification	11	Layout	. 22
	6.5 Recommended Operating Conditions		11.1 Layout Guidelines	
	6.6 Thermal Information		11.2 Layout Example	22
	6.7 Electrical Characteristics 6	12	Device and Documentation Support	
	6.8 Power Supply and Supply Current Consumption		12.1 Documentation Support	
	Chracteristics		12.2 Receiving Notification of Documentation Update	es 23
	6.9 Timing Requirements8		12.3 Community Resources	23
	6.10 Typical Characteristics		12.4 Trademarks	23
7	Parameter Measurement Information 14		12.5 Electrostatic Discharge Caution	23
8	Detailed Description 15		12.6 Glossary	23
-	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	24

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
April 2017	*	Initial release.

Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



5 Pin Configuration and Functions

DGS Package 10-Pin SSOP DSK Package 10-Pin QFN Top View **Top View** 0 VD-1 10 D-VD-10 î D-2 VD+ 9 D+ VD+ D+ 8 **GND** 3 **VREF** - 3 Thermal 8 7 **VREF GND** FLT 7 **VPWR** 4 **FLT** -14¦ **VPWR** $\overline{\mathsf{EN}}$ 5 6 **MODE** ΕN 6 [**MODE**

Pin Functions

	PIN	TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1	VD-	I/O	High voltage D– USB data line, connect to USB connector D+, D– IEC61000-4-2 ESD protection
2	VD+	I/O	High voltage D+ USB data line, connect to USB connector D+, D– IEC61000-4-2 ESD protection
3	GND	Ground	Ground pin for internal circuits and IEC ESD clamps
4	FLT	0	Open-drain fault pin. See Table 1
5	EN	I	Enable active-low input. Drive $\overline{\text{EN}}$ low to enable the switches. Drive $\overline{\text{EN}}$ high to disable the switches. See Table 1 for mode selection
6	MODE	1	Selects between device modes. See the <i>Detailed Description</i> section. Acts as LDO reference voltage for mode 1
7	VPWR	1	5-V DC supply input for internal circuits. Connect to internal power rail on PCB
8	VREF	I/O	Pin to set OVP threshold. See the <i>Detailed Description</i> section for instructions on how to set OVP threshold
9	D+	I/O	I/O protected low voltage D+ USB data line, connects to transceiver
10	D-	I/O	Protected low voltage D– USB data line, connects to transceiver

Submit Documentation Feedback

Instruments

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) $^{(1)}$ $^{(2)}$

		MIN	MAX	UNIT
V_{PWR}	5-V DC supply voltage for internal circuitry	-0.3	7.7	٧
V_{REF}	Pin to set OVP threshold	-0.3	6	V
VD+, VD-	Voltage range from connector-side USB data lines	-0.3	7.7	V
D+, D-	Voltage range for internal USB data lines	-0.3	$V_{REF} + 0.3$	٧
V_{MODE}	Voltage on MODE pin	-0.3	7.7	٧
$V_{\overline{FLT}}$	Voltage on FLT pin	-0.3	7.7	٧
VEN	Voltage on enable pin	-0.3	7.7	٧
T _A	Operating free air temperature ⁽³⁾	-40	125	٥
T _{STG}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings—AEC Specification

				VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	All pins	±2000	
		Charged-device model (CDM), per AEC Q100-011	All pins besides corners	±500	V
			Corner pins	±750	

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 ESD Ratings—IEC Specification

					VALUE	UNIT
V		Clastrostatia diasharas	IEC 61000-4-2 contact discharge	VD+, VD- pins (1)	±8000	\/
V _(ESD)	Electrostatic discharge	IEC 61000-4-2 air-gap discharge	VD+, VD- pins ⁽¹⁾	±15000	V 	

⁽¹⁾ See Figure 19 for details on system level ESD testing setup.

6.4 ESD Ratings—ISO Specification

				VALUE	UNIT
		ISO 10605 (330 pF, 330 Ω) contact discharge (10 strikes)	VD+, VD- pins	±8000	
		ISO 10605 (330 pF, 330 Ω) air-gap discharge (10 strikes)	VD+, VD- pins	±15000	
	Electrostatic discharge [10 strikes] ISO 1060: (10 strikes) ISO 1060: stikes) [21]	ISO 10605 (150 pF, 330 Ω) contact discharge (10 strikes)	VD+, VD- pins	±8000	
V _{ESD} (1)		ISO 10605 (150 pF, 330 Ω) air-gap discharge (10 strikes)	VD+, VD- pins	±15000	V
		ISO 10605 (330 pF, 2 k Ω) contact discharge (10 stikes) $^{(2)}$	VD+, VD- pins	±8000	
		ISO 10605 (330 pF, 2 k Ω) air-gap discharge (10 strikes)	VD+, VD- pins	±15000	
		ISO 10605 (150 pF, 2 k Ω) air-gap discharge (10 discharges)	VD+, VD- pins	±25000	

⁽¹⁾ See Figure 19 for details on system level ESD testing setup.

⁽²⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

⁽³⁾ Thermal limits and power dissipation limits must be observed.

⁽²⁾ VREF > 3 V.



6.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	·		MIN	TYP	MAX	UNIT
V _{PWR}	5-V DC supply voltage	for internal circuitry	4.5		7	V
V_{REF}	Mode 0. Voltage range	for V _{REF} pin (for setting OVP threshold)	3		3.6	V
V _{REF}	Mode 1. Voltage range	for V _{REF} pin (for setting OVP threshold)	0.63		3.8	V
VD+, VD-	Voltage range from cor	nnector-side USB data lines	0		3.6	V
D+, D-	Voltage range for inter	nal USB data lines	0		3.6	V
VEN	Voltage range for enab	Voltage range for enable				V
V _{FLT}	Voltage range for FLT		0		7	V
I _{FLT}	Current into open drair	FLT pin FET	0		3	mA
C _{VPWR}	V _{PWR} capacitance ⁽¹⁾	External Capacitor on V _{PWR} pin	1	10		μF
C _{VREF}	V _{REF} capacitance	External Capacitor on V _{REF} pin	0.3	1	3	μF
C _{MODE}	Allowed parasitic capa	Allowed parasitic capacitance on mode pin from PCB and mode 1 external resistors				pF
R _{MODE_0}	Resistance to GND to	Resistance to GND to set to mode 0				kΩ
R _{MODE_1}	Resistance to GND to	set to mode 1 (calculate parallel combination of R _{TOP} and R _{BOT})	14	20		kΩ

⁽¹⁾ For recommended values for capacitors and resistors, the typical values assume a component placed on the board near the pin.

Minimum and maximum values listed are inclusive of manufacturing tolerances, voltage derating, board capacitance, and temperature variation. The effective value presented should be within the minimum and maximums listed in the table.

6.6 Thermal Information

		TPD2	S701-Q1	
	THERMAL METRIC ⁽¹⁾	DGS (VSSOP)	DSK (WSON)	UNIT
		10 PINS	10 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	167.3	61.5	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	56.9	51.3	°C/W
$\theta_{\sf JB}$	Junction-to-board thermal resistance	87.6	34	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.7	1.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	86.2	34.3	°C/W
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	7.7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.





6.7 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
MODE 1 ADJUST	TABLE V _{RFF}						
V _{MODE_CMP}	Mode 1 V _{REF} feedback regulator voltage	V _{MODE}	Standard mode 1 set-up. \overline{EN} = 0 V. Once V_{REF} = 3.3 V, measure voltage on mode pin	0.47	0.5	0.53	V
MODE_LEAK	Mode pin mode 1 leakage current	I _{MODE}	Standard mode 1. Remove RTOP and RBOT. Power up device and wait until start-up time has passed. Then force 0.53 V on the MODE pin and measure current into pin		50	200	nA
V _{REF_ACCURACY}	V _{REF} accuracy	V_{REF}	Informative, test parameters below; accuracy with R_{TOP} and R_{BOT} as $\pm 1\%$ resistors	-8%		8%	
/ _{REF_3.3V}	Mode 1 VREF set to 3.3 V	V_{REF}	Standard mode 1 set-up. $R_{TOP}=140~k\Omega\pm1\%,$ $R_{BOT}=24.9~k\Omega\pm1\%.~\overline{EN}=0.$ Measure value of V_{REF} once it settles	3.04	3.31	3.58	V
V _{REF_0.66} V	Mode 1 V _{REF} set to 0.66 V	V_{REF}	Standard mode 1 set-up. $R_{TOP}=47.5~k\Omega\pm1\%,$ $R_{BOT}=150~k\Omega\pm1\%.\overline{EN}=0.$ Measure value of V_{REF} once it settles	0.6	0.66	0.72	V
V _{REF_3.8V}	Mode 1 V _{REF} set to 3.8 V	V_{REF}	Standard mode 1 set-up. $R_{TOP}=165~k\Omega\pm1\%,$ $R_{BOT}=24.9~k\Omega\pm1\%.~\overline{EN}=0.$ Measure value of V_{REF} once it settles	3.5	3.81	4.12	٧
N, FLT PINS							
V_IH	High-level input voltage	ĒN	Mode 0. Connect VPWR = 5 V; V_{REF} = 3.3 V; VD+ = 3.3 V; Set VIH(\overline{EN}) = 0 V; Sweep VIH from 0 V to 1.4 V; Measure when D+ drops low (less than or equal to 5% of 3.3 V) from 3.3 V	1.2			V
VIH	Low-level input voltage	LIV	Mode 0. Connect VPWR = 5 V; V_{REF} = 3.3 V; VD+ = 3.3 V. Set VIH(\overline{EN}) = 3.3 V; Sweep VIH from 3.3 V to 0.5 V; Measure when D+ rise to 95% of 3.3 V from 0 V			0.8	v
IL	Input leakage current	ĒN	Mode 0. VPWR = 5 V; V_{REF} = 3.3 V; VI (EN) = 3.3 V; Measure current into EN pin			1	μΑ
V _{OL}	Low-level output voltage	FLT	Mode 0. Drive the TPS2S701-Q1 in OVP to assert $\overline{\text{FLT}}$ pin. Source $I_{\text{OL}} = 1$ mA into $\overline{\text{FLT}}$ pin and measure voltage on $\overline{\text{FLT}}$ pin when asserted			0.4	V
T _{SD_RISING}	The rising over temperature protection shutdown threshold		VPWR = 5 V, ENZ = 0 V, T _A stepped up until FLTZ is asserted	140	150	165	°C
T _{SD_FALLING}	The falling over temperature protection shutdown threshold		$\label{eq:VPWR} VPWR = 5 \text{ V, ENZ} = 0 \text{ V, } T_A \text{ stepped down} \\ from T_{SD_RISING} \text{ until FLTZ is cleared}$	125	138	150	°C
T _{SD_HYST}	The over temperature protection shutdown threshold hysteresis		T _{SD_RISING} - T _{SD_FALLING}	10	12	15	°C
OVP CIRCUIT—\	/D±						
V _{OVP_RISING}	Input overvoltage protection threshold, V _{REF} > 3.6 V	VD±	Mode 1. Set $V_{PWR}=5$ V; $\overline{EN}=0$ V; $R_{TOP}=165$ k Ω , $R_{BOT}=24.9$ k Ω . Connect D± to 40- Ω load. Increase VD+ or VD– from 4.1 V to 4.9 V. Measure the value at which FLTZ is asserted	4.3	4.5	4.7	V
V_{OVP_RISING}	Input overvoltage protection threshold	VD±	Mode 1. Set $V_{PWR}=5$ V; $\overline{EN}=0$ V; $R_{TOP}=140$ k Ω , $R_{BOT}=24.9$ k Ω . Increase VD+ or VD– from 3.6 V to 4.6 V. Measure the value at which FLTZ is asserted. Repeat for $R_{TOP}=39$ k Ω , $R_{BOT}=150$ k Ω . Increase VD+ or VD– from 0.6 V to 0.9 V. Measure the value at which FLTZ is asserted. See the resultant values meet the equation, and make sure to observe data switches turnoff. Also check for mode 0 when $V_{REF}=3.3$ V	1.19 × V _{REF}	1.25 × V _{REF}	1.31 × V _{REF}	V
V _{HYS_OVP}	Hysteresis on OVP	VD±	Difference between rising and falling OVP thresholds on VD±		25		mV
$V_{ m OVP_FALLING}$	Input overvoltage protection threshold	VD±	After collecting each rising OVP threshold, lower the VD± voltage until you see FLT deassert. This gives the falling OVP threshold. Use this value to calculate V _{HYS_OVP}		VOV P_RI SING - VHYS _OVP		٧
I _{VD_LEAK_0} v	Leakage current on VD± during normal operation	VD±	Standard mode 0 or mode 1. Set VD± = 0 V. D± = floating. Measure current flowing into VD±	-0.1		0.1	μΑ

Submit Documentation Feedback



Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{VD_LEAK_3.6V}	Leakage current on VD± during normal operation	VD±	Standard mode 0 or mode 1. Set VD± = 3.6 V. D± = floating. Measure current flowing into VD±		2.5	4	μΑ
V _{OVP_3.3V}	Input overvoltage threshold for VREF = 3.3 V	VD±	Standard mode 1. $R_{TOP} = 140 \text{ k}\Omega \pm 1\%$, $R_{BOT} = 24.9 \text{ k}\Omega \pm 1\%$. Connect D± to 40 - Ω load. Measure the value at which FLTZ is asserted	3.61	4.14	4.67	V
V _{OVP_0.66V}	Input overvoltage threshold for VREF = 0.66 V	VD±	Standard mode 1. $R_{TOP}=47.5~k\Omega\pm1\%,~R_{BOT}=150~k\Omega\pm1\%.$ Connect D± to 40- Ω load. Measure the value at which FLTZ is asserted	0.72	0.83	0.94	V
DATA LINE SWI	ITCHES - VD+ to D+ or VD- to D-						
R _{ON}	On resistance		Mode 0 or 1. Set V _{PWR} = 5 V; V _{REF} = 3.3 V; $\overline{\text{EN}}$ = 0 V; Measure resistance between D+ and VD+ or D- and VD-, voltage between 0 and 0.4 V		4	6.5	Ω
R _{ON(Flat)}	On resistance flatness		Mode 0 or 1. Set V _{PWR} = 5 V; V _{REF} = 3.3 V; $\overline{\text{EN}}$ = 0 V; Measure resistance between D+ and VD+ or D- and VD-, sweep voltage between 0 and 0.4 V. Take difference of resistance at 0.4-V and 0-V VD± bias			1	Ω
BW _{ON}	On bandwidth (-3-dB)		Mode 0 or 1. Set $V_{PWR} = 5 \text{ V}$; $V_{REF} = 3.3 \text{ V}$; $\overline{EN} = 0 \text{ V}$; Measure S21 bandwidth from D+ to VD+ or D- to VD- with voltage swing = 400 mVpp, Vcm = 0.2 V		960		MHz

6.8 Power Supply and Supply Current Consumption Chracteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{UVLO_RISING_} VPWR	V _{PWR} rising UVLO threshold	Use standard mode 0 set-up. Set $\overline{\text{EN}}$ = 0 V, load D+ to 45 Ω , VD+ = 3.3 V. Set V _{PWR} = 3.5 V, and step up V _{PWR} until 90% of VD+ appears on D+	3.7	3.95	4.2	>
V _{UVLO_HYST_} V PWR	VPWR UVLO hysteresis	Use standard mode 0 set up. Set $\overline{\text{EN}}$ = 0 V, load D+ to 45 Ω , VD+ = 3.3 V. Set V _{PWR} = 4.3 V, and step down V _{PWR} until D+ falls to 10% of VD+. This gives V _{UVLO_FALLING_VPWR} . V _{UVLO_RISING_VPWR} - V _{UVLO_FALLING_VPWR} = V _{UVLO_HYST_VPWR} for this unit	250	300	400	mV
V _{UVLO_RISING_} VREF	VREF rising UVLO threshold in mode 0	Use standard mode 0 set up. Set $\overline{\text{EN}}$ = 0V, load D+ to 45 Ω , VD+ = 3.3 V. Set VREF = 2.5 V, and step up VREF until 90% of VD+ appears on D+	2.6	2.7	2.9	V
V _{UVLO_HYST_} V REF	VREF UVLO hysteresis	Use standard mode 0 set up. Set $\overline{\text{EN}}$ = 0 V, load D+ to 45 Ω , VD+ = 3.3 V. Set VREF = 3 V, and step down VREF until D+ falls to 10% of VD+. This gives Vuvlo_Falling_vref. Vuvlo_Rising_vref = Vuvlo_Hyst_vref for this unit	75	125	200	mV
I _{VPWR_DISABLE} D_MODE0	V _{PWR} disabled current consumption	Use standard mode 0. $\overline{\text{EN}}$ = 5 V . Measure current into V_{PWR}			110	μΑ
I _{VPWR_DISABLE} D_MODE1	V _{PWR} disabled current consumption	Use standard mode 1. $\overline{\text{EN}}$ = 5 V. Measure current into V_{PWR}			110	μΑ
I _{VREF_DISABLE}	VREF disabled current consumption mode 0	Use standard mode 0. $\overline{\text{EN}}$ = 5 V. Measure current into VREF			10	μΑ
I _{VPWR_MODE0}	V _{PWR} pperating current consumption	Use standard mode 0. $\overline{\text{EN}}$ = 0 V. Measure current into V_{PWR}			250	μΑ
I _{VPWR_MODE1}	V _{PWR} operating current consumption	Use standard mode 1. $\overline{\text{EN}}$ = 0 V. Measure current into V_{PWR}			350	μΑ
I _{VREF}	VREF operating current consumption mode 0	Use standard mode 0. $\overline{\text{EN}}$ = 0 V. Measure current into V_{REF}		12	20	μΑ
I _{CHG_VREF}	VREF fast charge current	Standard mode 1. 0.1 μ F < C_{VREF} < 3 μ F. Set-up for charging to 3.3 V. Use a high voltage capacitor that does not derate capacitance up the 3.3 V. Measure slope to calculate the current when C_{VREF} cap is being charged. Test to check this OPEN LOOP method		22		mA





Power Supply and Supply Current Consumption Chracteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAME	TER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{D_OFF_LEAK_S} TB		Mode 0. Measured flowing into D+ or D– supply, $V_{PWR} = 0$ V, VD+ or VD– = 18 V, $\overline{EN} = 0$ V, $V_{REF} = 0$ V, D± = 0 V	-1		1	μΑ
I _{D_ON_LEAK_ST}		Mode 0. Measured flowing into D+ or D- supply, $V_{PWR} = 5$ V, VD+ or VD- = 18 V, $\overline{EN} = 0$ V, $V_{REF} = 3.3$ V, $D\pm = 0$ V	-1		1	
IVD_OFF_LEAK_ STB		Mode 0. Measured flowing out of VD+ or VD- supply, $V_{PWR} = 0 \text{ V}$, VD+ or VD- = 18 V, $\overline{EN} = 0 \text{ V}$, $V_{REF} = 0 \text{ V}$, D± = 0 V			120	μA
IVD_ON_LEAK_S TB		Mode 0. Measured flowing out of VD+ or VD- supply, $V_{PWR} = 5 \text{ V}$, VD+ or VD- = 18 V, $\overline{EN} = 0 \text{ V}$, $V_{REF} = 3.3 \text{ V}$, D± = 0 V			120	μA
I _{VPWR_TO_VRE} Leakage F_LEAK VREF	from VPWR to	Use standard mode 0. Set VREF = 0 V. Measured current flowing out of VREF pin			1	μΑ
I _{VREF_TO_VPW} Leakage VPWR	from VREF to	Use standard mode 0. Set VPWR = 0 V. Measured as current flowing out of VPWR pin			1	μΑ

6.9 Timing Requirements

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
ENABLE PIN	AND VREF FAST CHARGE					
T _{VREF_CHG}	VREF fast charge time	Time between when 5 V is applied to V _{PWR} , and V _{REF} reaches V _{VREF_FAST_CHG} . Needs to happen before or at same time t _{ON_STARTUP} completes		0.5	1	ms
T _{ON_STARTU} P_MODE0	Device turnon time from UVLO mode 0	Mode 0. $\overline{\text{EN}}$ = 0 V, measured from V _{PWR} and V _{REF} = UVLO ⁺ to data FET ON, V _{PWR} comes to UVLO ⁺ second. Place 3.3 V on VD±. Ramp VREF to 3.3 V, then VPWR to 5 V and measure the time it takes for D± to reach 90% of VD±		0.5	1	ms
T _{ON_STARTU} P_MODE1	Device turnon time from UVLO mode 1	Informative. mode 1. $\overline{\text{EN}}$ = 0 V, measured from V _{PWR} = UVLO ⁺ to data FET ON	7	0.5 + T _{CHG_C} VREF		ms
T _{ON_STARTU} P_MODE1_3.3V	Device turnon time from UVLO mode 1	Mode 1. $\overline{\text{EN}}$ = 0 V, measured from V _{PWR} = UVLO ⁺ to data FET ON, C _{VREF} = 1 µF, V _{REF_FINAL} = 3.3 V. Measure the time it takes for D± to reach 90% of VD±		0.6	1	ms
T _{ON_EN_MOD}	Device turnon time mode 0	Mode 0. $V_{PWR} = 5 \text{ V}$, $V_{REF} = 3.3 \text{ V}$, time from $\overline{\text{EN}}$ is asserted until data FET is ON. Place 3.3 V on VD±, measure the time it takes for D± to reach 90% of VD±		150		μs
T _{ON_EN_MOD} E1	Device turnon time mode 1	Mode 1. $V_{PWR} = 5 \text{ V}$, $V_{REF_INITIAL} = 0 \text{ V}$, time from \overline{EN} is asserted until data FET is \overline{ON} . Place 3.3 \overline{V} on \overline{VD} , measure the time it takes for D ± to reach 90% of \overline{VD} ±	7	150 + T _{CHG_V} REF		μs
T _{ON_EN_MOD} E1_3.3V	Device turnon time mode 1 for VREF = 3.3 V	Mode 1. $V_{PWR} = 5$ V, $V_{REF_INITIAL} = 0$ V, time from \overline{EN} is asserted until data FET is ON. Place 3.3 V on VD±, measure the time it takes for D± to reach 90% of VD±. $C_{VREF} = 1$ μ F, VREF_FINAL = 3.3 V		300		μs
T _{OFF_EN}	Device turnoff time	Mode 0 or 1. V_{PWR} = 5 V, V_{REF} = 3.3 V, time from \overline{EN} is deasserted until data FET is off. Place 3.3 V on VD±, measure the time it takes for D± to fall to 10% of VD±, $R_{D\pm}$ = 45 Ω		5		μs
T _{CHG_CVREF}	Time to charge C _{VREF}	Informative. Mode 1. Time from V _{REF} = 0 V to 80% x V _{REF_FINAL} after EN transitions from high to low	(\)	C _{VREF} × 0.8 V _{REF_FI} NAL)/(I _C G_VREF		s
T _{CHG_CVREF}	Time to charge C _{VREF} to 3.3 V	Mode 1. Time from V_{REF} = 0 V to 90% × 3.3 V after \overline{EN} transitions from high to low, C_{VREF} = 1 μF		132		μs

Product Folder Links: TPD2S701-Q1

John Documentation Feedback

Timing Requirements (continued)

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
T _{CHG_CVREF} _0.66V	Time to charge C_{VREF} to 0.66 V	Mode 1. Time from V_{REF} = 0 V to 90% × 0.63 V after \overline{EN} transitions from high to low, C_{VREF} = 1 μF . R_{TOP} = 47.5 $k\Omega$ ± 1%, R_{BOT} = 150 $k\Omega$ ± 1%		26		μs
OVERVOLTA	AGE PROTECTION					
t _{OVP_response} _vbus	OVP response time to VBUS	Mode 0 or 1. Measured from OVP condition to FET turn off . Short VD± to 5 V and measure the time it takes D± voltage to reach 0.1 × V _{D±_CLAMP_MAX} from the time the 5-V hot-plug is applied. $R_{LOAD_D\pm} = 45~\Omega$. (1) (2)		2		μs
t _{OVP_response}	OVP response time	Mode 0 or 1. Measured from OVP condition to FET turn off . Short VD± to 18 V and measure the time it takes D± voltage to reach 0.1 × VD±_CLAMP_MAX from the time the 18-V hot-plug is applied. $R_{LOAD_D\pm}=45~\Omega^{(1)}$ $^{(2)}$		0.1	1	μs
t _{OVP_Recov} _FLT	Recovery time FLT pin	Measured from OVP clear to FLT deassertion ⁽¹⁾		32		ms
t _{OVP_Recov}	Recovery time for data FET to turn back on	Measured from OVP clear until FET turns back on. Drop VD+ from 16 V to 3.3 V with $V_{REF} = 3.3$ V, measure time it takes for D+ to reach 90% of 3.3 V		32		ms
t _{OVP_ASSERT}	FLT assertion time	Measured from OVP on VD+ or VD- to FLT assertion	12.6	18	23.4	ms

⁽¹⁾ Shown in Figure 1.(2) Specified by design, not production tested.





Figure 1. TPD2S701-Q1 Timing Diagram


TEXAS INSTRUMENTS

6.10 Typical Characteristics






Typical Characteristics (continued)




TEXAS INSTRUMENTS

Typical Characteristics (continued)





Typical Characteristics (continued)



Instruments

7 Parameter Measurement Information




Figure 19. ESD Setup

Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated

Detailed Description


Overview 8.1

The TPD2S701-Q1 is a 2-Channel Data Line Short-to-V_{BUS} and IEC61000-4-2 ESD protection device for automotive high-speed interfaces like USB2.0. The TPD2S701-Q1 contains two data line nFET switches which ensure safe data communication while protecting the internal system circuits from any overvoltage conditions at the VD+ and VD- pins. On these pins, this device can handle overvoltage protection up to 7-V DC. This provides sufficient protection for shorting the data lines to the USB V_{BUS} rail.

Additionally, the TPD2S701-Q1 has a FLT pin which provides an indication when the device sees an overvoltage condition and automatically resets when the overvoltage condition is removed. The TPD2S701-Q1 also integrates IEC ESD clamps on the VD+ and VD- pins, thus eliminating the need for external TVS clamp circuits in the application.

The TPD2S701-Q1 has an internal oscillator and charge pump that controls the turnon of the internal nFET switches. The internal oscillator controls the timers that enable the charge pump and resets the open-drain FLT output. If VD+ and VD- are less than V_{OVP}, the internal charge pump is enabled. After an internal delay, the charge-pump starts-up, turning on the internal nFET switches. At any time, if VD+ or VD- rises above V_{OVP}, TPD2S701-Q1 asserts FLT pin LOW and the nFET switches are turned off.

8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

TEXAS INSTRUMENTS

8.3 Feature Description

8.3.1 OVP Operation

When the VD+, or VD- voltages rise above V_{OVP} , the internal nFET switches are turned off, protecting the transceiver from overvoltage conditions. The response is very rapid, with the FET switches turning off in less than 1 μ s. Before the OVP condition, the \overline{FLT} pin is High-Z, and is pulled HIGH via an external resistor to indicate there is no fault. Once the OVP condition occurs, the \overline{FLT} pin is asserted LOW. When the VD+, or VD-voltages returns below VOVP – VHYS-OVP, the nFET switches are turned on again. When the OVP condition is cleared and the nFETs are completely turned on, the \overline{FLT} is reset to high-Z.

8.3.2 OVP Threshold




Figure 20. OVP Threshold

The OVP Threshold V_{OVP} is set by V_{REF} according to Equation 1, Equation 2 and Equation 3.

$$VOVP = 1.25 \times VREF$$
 (1)

$$VREF \leq 3.6 V$$
 (2)

$$VOVP = 4.5 \text{ V for VREF} > 3.6 \text{ V}$$

Equation 1, Equation 2 and Equation 3 yield the typical V_{OVP} values. See the parametric tables for the minimum and maximum values that include variation over temperature and process. Figure 20 gives a graphical representation of the relationship between V_{OVP} and V_{REF} .

 V_{REF} can be set either by an external regulator (Mode 0) or an internal adjustable regulator (Mode 1). See the V_{REF} Operation section for more details on how to operate V_{REF} in Mode 0 and Mode 1.

8.3.3 D± Clamping Voltage

The TPD2S701-Q1 provides a differentiated device architecture which allows the system designer to control the clamping voltage the protected transceiver sees from the D+ and D- pins. This architecture allows the system designer to minimize the amount of stress the transceiver sees during ESD events. The clamping voltage that appears on the D+ and D- lines during an ESD event obeys Equation 4.

$$VCLAMP_DP/M = VREF + VBR + IRDYN$$
(4)

S Submit Documentation Feedback



Feature Description (continued)

Where V_{BR} approximately = 0.7 V, IR_{DYN} approximately = 1 V. By adjusting V_{REF} , the clamping voltage of the D+ and D- lines can be adjusted. As V_{REF} also controls the OVP threshold, take care to insure that the V_{REF} setting both satisfies the OVP threshold requirements while simultaneously optimizing system protection on the D+ and D- lines.

The size of the capacitor used on the V_{REF} pin also influences the clamping voltage as transient currents during ESD events flow into the V_{REF} capacitor. This causes the V_{REF} voltage to increase, and likewise the clamping voltage on D± according to Equation 4. The larger capacitor that is used, the better the clamping performance of the device is going to be. See the parametric tables for the clamping performance of the TPD2S701-Q1 with a 1- μ F capacitor.

8.4 Device Functional Modes

The TPD2S701-Q1 has two modes of operation which vary the way the VREF pin functions. In Mode 0, the VREF pin is connected to an external regulator which sets the voltage on the VREF pin. In Mode 1, the TPD2S701-Q1 uses an adjustable internal regulator to set the VREF voltage. Mode 1 enables the system designer to operate the TPD2S701-Q1 with a single power supply, and have the flexibility to easily set the VREF voltage to any voltage between 0.6 V and 3.8 V with two external resistors.

TEXAS INSTRUMENTS

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPD2S701-Q1 offers 2-channels of short-to-VBUS protection and IEC ESD protection for automotive high speed interfaces such as USB 2.0. For the overvoltage protection (OVP), this device integrates N-channel FET's which quickly isolate (200 ns) the protected circuitry in the event of an overvoltage condition on the VD+ and VD- lines. With respect to the ESD protection, the TPD2S701-Q1 has an internal clamping diode on each data line (VD+ and VD-) which provides 8-kV contact ESD protection and 15-kV air-gap ESD protection. More details on the internal components of the TPD2S701-Q1 can be found in the *Overview* section.

The TPD2S701-Q1 also has the ability to vary the OVP threshold based on the configuration of the Mode pin and the voltage present on the VREF pin (0.6 V-4.5 V). This functionality is discussed in greater depth in the OVP Threshold section. Once the VREF threshold is crossed, a fault is detectable to the user through the FLT pin, where 5 V on the pin indicates no fault is detected, and 0 V-0.4 V represents a fault condition. Figure 21 shows the TPD2S701-Q1 in a typical application, interfacing between the protected internal circuitry and the connector side, where ESD vulnerability is at its highest.

9.2 Typical Application




Figure 21. USB 2.0 Port With Short-to-V_{BUS} and IEC ESD Protection

Typical Application (continued)

9.2.1 Design Requirements

9.2.1.1 Device Operation

Table 1 gives the complete device functionality in response to the \overline{EN} pin, to overvoltage conditions at the connector (VD± pins), to thermal shutdown, and to the conditions of the V_{PWR}, V_{REF}, and MODE pins.

Table 1. Device Operation Table

Table 1. Bevice operation rable													
Functional Mode	EN	MODE	VREF	VPWR	VD±	TJ	FLT	Comments					
NORMAL OPERA	TION												
Mode 0 unpowered 1	Х	$R_{bot} \le 2.6 \text{ k}\Omega$	Х	Х	Х	Х	Н	Device unpowered, data switches open					
Mode 0 unpowered 2	Х	$R_{bot} \le 2.6 \text{ k}\Omega$	X	Х	X	X	Н	Device unpowered, data switches open					
Mode 1 unpowered	Х	$R_{top} \mid \mid R_{bot} > 14 \text{ k}\Omega$	X	Х	Х	Х	Н	Device unpowered, data switches open					
Mode 0 disabled	Н	$R_{bot} \le 2.6 \text{ k}\Omega$	>UVLO	>UVLO	Х	<tsd< td=""><td>Н</td><td>Device disabled, data switches open</td></tsd<>	Н	Device disabled, data switches open					
Mode 1 disabled	Н	$R_{top} \mid \mid R_{bot} > 14 \text{ k}\Omega$	Set by R _{top} and R _{bot}	>UVLO	Х	<tsd< td=""><td>Н</td><td>Device disabled, data switches open, V_{REF} is disabled</td></tsd<>	Н	Device disabled, data switches open, V _{REF} is disabled					
Mode 0 enabled	L	$R_{bot} \le 2.6 \text{ k}\Omega$	>UVLO	>UVLO	<ovp< td=""><td><tsd< td=""><td>Н</td><td>Device enabled, data switches closed, V_{REF} is the value set by the power supply on V_{REF}</td></tsd<></td></ovp<>	<tsd< td=""><td>Н</td><td>Device enabled, data switches closed, V_{REF} is the value set by the power supply on V_{REF}</td></tsd<>	Н	Device enabled, data switches closed, V _{REF} is the value set by the power supply on V _{REF}					
Mode 1 enabled	L	R _{top} R _{bot} > 14 kΩ	Set by R _{top} and R _{bot}	>UVLO	<ovp< td=""><td><tsd< td=""><td>Н</td><td>Device enabled, data switches closed, V_{REF} is the value set by the R_{top} and R_{bot} resistor divider</td></tsd<></td></ovp<>	<tsd< td=""><td>Н</td><td>Device enabled, data switches closed, V_{REF} is the value set by the R_{top} and R_{bot} resistor divider</td></tsd<>	Н	Device enabled, data switches closed, V _{REF} is the value set by the R _{top} and R _{bot} resistor divider					
FAULT CONDITIO	NS												
Mode 0 thermal shutdown	х	$R_{bot} \le 2.6 \text{ k}\Omega$	х	>UVLO	х	>TSD	L	Thermal shutdown, data switches opened, FLT pin asserted					
Mode 1 thermal shutdown	Х	$R_{top} \mid \mid R_{bot} > 14 \text{ k}\Omega$	Set by R _{top} and R _{bot}	>UVLO	х	>TSD	L	Thermal shutdown, data switches opened, V _{REF} is disabled, FLT pin asserted					
Mode 0 OVP fault	L	$R_{bot} \le 2.6 \text{ k}\Omega$	>UVLO	>UVLO	>OVP	<tsd< td=""><td>L</td><td>Data line overvoltage protection mode. OVP is set relative to the voltage on V_{REF}. Data switches opened, FLT pin asserted</td></tsd<>	L	Data line overvoltage protection mode. OVP is set relative to the voltage on V _{REF} . Data switches opened, FLT pin asserted					
Mode 1 OVP fault	L	$R_{top} \mid \mid R_{bot} > 14 \text{ k}\Omega$	Set by R _{top} and R _{bot}	>UVLO	>OVP	<tsd< td=""><td>L</td><td>Data line overvoltage protection mode. OVP is set relative to the voltage on V_{REF}. Data switches opened, fault pin asserted</td></tsd<>	L	Data line overvoltage protection mode. OVP is set relative to the voltage on V _{REF} . Data switches opened, fault pin asserted					

9.2.2 Detailed Design Procedure

9.2.2.1 V_{REF} Operation

The TPD2S701-Q1 has two modes of operation which vary the way the V_{REF} pin functions. In Mode 0, the V_{REF} pin is connected to an external regulator which sets the voltage on the V_{REF} pin. In Mode 1, the TPD2S701-Q1 uses an adjustable internal regulator to set the V_{REF} voltage. Mode 1 enables the system designer to operate the TPD2S701-Q1 with a single power supply, and have the flexibility to easily set the V_{REF} voltage to any voltage between 0.6 V and 3.8 V with two external resistors.

9.2.2.1.1 Mode 0

To set the device into Mode 0, ensure that R_{bot} , resistance between the MODE pin and ground, is less than 2.6 k Ω . The easiest way to implement Mode 0 is to directly connect the mode pin to GND on your PCB. With this resistance condition met, connect V_{REF} to an external regulator to set the V_{REF} voltage.

Copyright © 2017, Texas Instruments Incorporated

RUMENTS

9.2.2.1.2 Mode 1

To operate in Mode 1, ensure that $R_{top} \parallel R_{bot}$, resistance between the MODE pin and ground, is greater than 14 $k\Omega$. This is accomplished by insuring $R_{top} \parallel R_{bot} > 14$ $k\Omega$ because when the device is initially powered up, V_{REF} is at ground until the internal circuitry recognizes if the device is in Mode 1 or Mode 2.

In Mode 1, V_{RFF} is set by using an internal regulator to set the voltage. Using a resistor divider off of a feedback comparator is how to set V_{REF}, similar to a standard LDO or DC/DC. V_{REF} is set in Mode 1 according to Equation 5.

$$V_{REF} = \frac{V_{MODE}(R_{TOP} + R_{BOT})}{R_{BOT}}$$
(5)

Equation 5 yields the typical value for V_{REF}. When using ±1% resistors R_{TOP} and R_{BOT}, V_{REF} accuracy is going to be $\pm 5\%$. Therefore, the minimum and maximum values for V_{REF} can be calculated off of the typical V_{REF} . The parametric tables above give example R_{TOP} and R_{BOT} resistors to use for standard output V_{REF} voltages for Mode 1.

9.2.2.2 Mode 1 Enable Timing

In Mode 1, when the TPD2S701-Q1 is disabled, the output regulator is disabled, leading V_{REF} to discharge to 0 V through R_{TOP} and R_{BOT}. It is desired for V_{REF} to be at 0 V when the device is disabled to minimize the clamping voltage during a power disabled ESD event. If V_{REF} is at 0 V, this holds D± near ground during these fault


When enabling the TPD2S701-Q1, V_{REF} is quickly charged up to insure a quick turnon time of the Data FETs. Data FET turnon is gated by V_{REF} reaching 80% of its final voltage plus 150 µs to insure a proper OVP threshold is set before passing data. This prevents false OVPs due to normal operation. Because Data FET turnon is gated by charging the V_{REF} clamping capacitor, the size of the capacitor influences the turnon time of the Data switches. The TPD2S701-Q1's internal regulator uses a constant current source to quickly charge the V_{REF} clamping capacitor, so the charging time of C_{VREF} can easily be calculated with Equation 6.

$$tchg_cvref = \frac{Cvref \times 0.8(VREFfinal)}{Ichg_vref}$$
(6)

Where C_{VREF} is the clamping capacitance on V_{REF} , $VREF_{FINAL}$ is the final value V_{REF} is set to, and $I_{CHG_VREF} = 22$ mA (typical). If $V_{REF} = 1$ V, 0.8 is used in the above equation because 80% of V_{REF} is the amount of time that gates the turnon of the Data FETs. Once t_{CHG CVREF} is calculated, the typical turnon time of the Data FETs can be calculated from Equation 7.

$$ton_{en_{mode1}} = tchg_{cvref} + 150 \,\mu s$$
 (7)

9.2.3 Application Curves



10 Power Supply Recommendations

10.1 V_{PWR} Path

The V_{PWR} pin provides power to the TPD2S701-Q1. A 10- μ F capacitor is recommended on V_{PWR} as close to the pin as possible for localized decoupling of transients. A supply voltage above the UVLO threshold for V_{PWR} must be supplied for the device to power on.

10.2 V_{REF} Pin

The V_{REF} pin provides a voltage reference for the data switch OVP level as well as a bypass for ESD clamping. A 1- μ F capacitor must be placed as close to the pin as possible and the supply must be set to be above the UVLO threshold for V_{REF} .

TEXAS INSTRUMENTS

11 Layout

11.1 Layout Guidelines

Proper routing and placement maintains signal integrity for high-speed signals. The following guidelines apply to the TPD2S701-Q1:

- Place the bypass capacitors as close as possible to the VPWR and VREF pins. Capacitors must be attached
 to a solid ground. This minimizes voltage disturbances during transient events such as ESD or overcurrent
 conditions.
- High speed traces (data switch path) must be routed as straight as possible and any sharp bends must be minimized.

Standard ESD recommendations apply to the VD+, VD- pins as well:

- The optimum placement is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- · Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.

11.2 Layout Example




Figure 24. TPD2S701-Q1 Layout

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

TPD2S701-Q1 Evaluation Module User's Guide

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Copyright © 2017, Texas Instruments Incorporated





13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

28-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPD2S701QDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	15R	Samples
TPD2S701QDSKRQ1	ACTIVE	SON	DSK	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14H	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





28-Apr-2017

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Apr-2017

TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD2S701QDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPD2S701QDSKRQ1	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2

www.ti.com 29-Apr-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD2S701QDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0
TPD2S701QDSKRQ1	SON	DSK	10	3000	210.0	185.0	35.0

DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



DGS (S-PDSO-G10)


PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Small Outline No-Lead (SON) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



DSK (R-PWSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4208579-2/E 12/12

NOTE: All linear dimensions are in millimeters



DSK (R-PWSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.