

DUAL CHANNEL HIGH SPEED ESD PROTECTION DEVICE

 Check for Samples: [TPD2E1B06](#)

FEATURES


- Provides System Level ESD Protection for Low Voltage IO Interface
- IEC 61000-4-2 Level 4 ESD Rating
- IO Capacitance 1pF (Typ)
- DC Breakdown Voltage 7V (Min)
- Ultra low Leakage Current 10nA (Max)
- Low ESD Clamping Voltage
- Automotive Temperature Range: -40°C to 125°C
- Small Easy-to-Route DRL package

APPLICATIONS

- Gaming Machines
- eBook
- Portable Media Players
- Digital Camera

DESCRIPTION

The TPD2E1B06 is a dual channel ultra low cap ESD protection device. It offers $\pm 10\text{KV}$ IEC contact ESD protection. Its 1pF line capacitance makes it suitable for a wide range of applications. Typical application interfaces are USB2.0, LVDS, and I2C. There are two common layout methods for TPD2E1B06 and both are highlighted in the [Application Information](#) section.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

FUNCTIONAL BLOCK DIAGRAM




Figure 1. CIRCUIT SCHEMATIC DIAGRAM

TERMINAL FUNCTIONS

| PIN | | PIN TYPE | DESCRIPTION | USAGE |
|------|------|----------|-----------------------|--|
| NAME | NO. | | | |
| IOA1 | 1 | I/O | ESD protected channel | Please refer to the Application Information Section. |
| IOA2 | 5 | I/O | | |
| IOB1 | 2 | I/O | | |
| IOB2 | 4 | I/O | | |
| NC | 3, 6 | NC | No connect | Can be left floating, grounded, or connected to VCC |

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

| | VALUE | UNIT |
|---|------------|------|
| Operating temperature range | -40 to 125 | °C |
| Storage temperature | -65 to 155 | °C |
| IEC 61000-4-2 contact ESD ⁽¹⁾ | ±10 | kV |
| IEC 61000-4-2 air gap ESD ⁽¹⁾ | ±15 | kV |
| I _{PP} Peak pulse current (tp = 8/20µs) ⁽¹⁾ | 2.5 | A |
| P _{PP} Peak pulse power (tp = 8/20µs) ⁽¹⁾ | 35 | W |

(1) Using Routing Option 1 or 2 as shown in [Figure 2](#) or [Figure 3](#).

THERMAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

| THERMAL METRIC ⁽¹⁾ | | TPD2E1B06 | UNIT |
|-------------------------------|--|-----------|------|
| | | DRL | |
| | | (6) PINS | |
| θ _{JA} | Junction-to-ambient thermal resistance | 349.7 | °C/W |
| θ _{JCTop} | Junction-to-case (top) thermal resistance | 120.5 | |
| θ _{JB} | Junction-to-board thermal resistance | 171.4 | |
| ψ _{JT} | Junction-to-top characterization parameter | 10.8 | |
| ψ _{JB} | Junction-to-board characterization parameter | 169.4 | |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](#).

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range. (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|-------------|-------------------------------|--|-----|------|----------|----|
| V_{RWM} | Reverse stand-off voltage | | | 5.5 | V | |
| V_{CLAMP} | Clamp voltage with ESD strike | $I_{PP} = 1\text{ A}$, TLP, I/O to GND ⁽¹⁾⁽²⁾ | | 11 | V | |
| | | $I_{PP} = 5\text{ A}$, TLP, I/O to GND ⁽¹⁾⁽²⁾ | | 15 | V | |
| V_{CLAMP} | Clamp voltage with ESD strike | $I_{PP} = 1\text{ A}$, TLP, GND to I/O ⁽¹⁾⁽²⁾ | | 11 | V | |
| | | $I_{PP} = 5\text{ A}$, TLP, GND to I/O ⁽¹⁾⁽²⁾ | | 15 | V | |
| R_{DYN} | Dynamic resistance | | 0.9 | | Ω | |
| C_{L1} | Pin 2 and 5 capacitance | Pin 1 and 4 = GND, $f = 1\text{ MHz}$, $V_{BIAS} = +2.5\text{ V}$ ⁽²⁾⁽³⁾ | | 0.85 | pF | |
| C_{L2} | Pin 1 and 4 capacitance | Pin 2 and 5 = GND, $f = 1\text{ MHz}$, $V_{BIAS} = +2.5\text{ V}$ ⁽²⁾⁽⁴⁾ | | 1.05 | pF | |
| V_{BR} | Break-down voltage | $I_{IO} = 1\text{ mA}$ | | 7 | 9.5 | V |
| I_{LEAK} | Leakage current | $V_{BIAS} = +2.5\text{ V}$ | | 1 | 10 | nA |

- (1) Transmission line pulse with rise time 10ns and pulse width 100ns.
- (2) $T_A = 25^\circ\text{C}$
- (3) Using Routing Option 1, [Figure 2](#).
- (4) Using Routing Option 2, [Figure 3](#).

APPLICATION INFORMATION

There are 2 channels of back-to-back diodes in TPD2E1B06DRL. The device should be routed in one of the two ways shown below. Routing option 1 is recommended because TPD2E1B06 is designed to maximize signal integrity in this configuration while still comply with IEC 61000-4-2 level 4 contact ESD rating.




Figure 2. Routing Option 1




Figure 3. Routing Option 2

TYPICAL CHARACTERISTICS




Figure 4. IV Curve




Figure 5. Max Surge Rating




Figure 6. ILeak vs Temperature




Figure 7. +8kV Contact ESD Clamping




Figure 8. -8kV Contact ESD Clamping




Figure 9. Insertion Loss

TYPICAL CHARACTERISTICS (continued)




Figure 10. Capacitance vs Vbias




Figure 11. Eye Diagram Without TPD2E1B06DRL on EVM




Figure 12. Eye Diagram With TPD2E1B06DRL on EVM

REVISION HISTORY**Changes from Original (July 2013) to Revision A** **Page**

-
- Revised document from PREVIEW to PRODUCTION DATA. **1**
-

Changes from Revision A (August 2013) to Revision B **Page**

-
- Added TYPICAL CHARACTERISTICS section. **5**
-

Changes from Revision B (September 2013) to Revision C **Page**

-
- Added air gap ESD specification to the ABSOLUTE MAXIMUM RATINGS table. **2**
-

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|------------------|----------------------|--------------|-------------------------|-------------------------|
| TPD2E1B06DRLR | ACTIVE | SOT | DRL | 6 | 4000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | | DUL | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TPD2E1B06DRLR | SOT | DRL | 6 | 4000 | 180.0 | 9.5 | 1.78 | 1.78 | 0.69 | 4.0 | 8.0 | Q3 |

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPD2E1B06DRLR | SOT | DRL | 6 | 4000 | 180.0 | 180.0 | 30.0 |

DRL (R-PDSO-N6)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
 - D. JEDEC package registration is pending.



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

| | |
|------------------------------|--|
| Audio | www.ti.com/audio |
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DLP® Products | www.dlp.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | www.ti-rfid.com |
| OMAP Applications Processors | www.ti.com/omap |
| Wireless Connectivity | www.ti.com/wirelessconnectivity |

Applications

| | |
|-------------------------------|--|
| Automotive and Transportation | www.ti.com/automotive |
| Communications and Telecom | www.ti.com/communications |
| Computers and Peripherals | www.ti.com/computers |
| Consumer Electronics | www.ti.com/consumer-apps |
| Energy and Lighting | www.ti.com/energy |
| Industrial | www.ti.com/industrial |
| Medical | www.ti.com/medical |
| Security | www.ti.com/security |
| Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Video and Imaging | www.ti.com/video |

TI E2E Community

e2e.ti.com