











**TMUXHS4212** 

SLASEP7-MAY 2020

# TMUXHS4212 Two-Channel Differential 2:1 Mux / 1:2 Demux

#### **Features**

- Provides bidirectional 2:1 MUX / 1:2 DEMUX
- Supports USB 3.2 up to 10 Gbps (Gen 2.0) and PCI Express up to 16 Gbps (Gen 4.0)
- Also supports SATA, SAS, MIPI DSI/CSI, FPD-Link III, LVDS, SFI and Ethernet interfaces
- -3-dB differential BW of 13 GHz
- Dynamic characteristics
  - Insertion loss = -1.3 / -1.8 dB at 5 / 8 GHz
  - Return loss = -13 / -12 dB at 5 / 8 GHz
  - Off isolation = -22 / -20 dB at 5 / 8 GHz
- Low intra/inter-pair skew of 8 / 20 ps max
- Adaptive common mode voltage tracking
- Supports common mode voltage up to 0 to 1.8 V
- Single supply voltage V<sub>CC</sub> of 3.3 V
- Ultra low active (180 µA) and standby power consumption (<2 µA)
- Industrial temperature option with -40° to 105°C
- Available in 2.5 mm x 4.5 mm QFN package

# **Applications**

- PC and notebooks
- Smartphone, Tablets, and TV
- Gaming and Home theater & entertainment
- Data center and enterprise computing
- Medical applications
- Test and measurements
- Factory automation and control
- Aerospace and defense
- Electronic point of sale (EPOS)
- Wireless infrastructure

USB-C DFP Port with USB 3.2

# 3 Description

The TMUXHS4212 is a high-speed bidirectional passive switch in mux or demux configurations. It is suited for many applications including USB Type-C® and PCI Express. The TMUXHS4212 is a generic analog differential passive mux or demux that works for many high-speed differential interfaces with data rates up to 16 Gbps. The device can be used for higher data rates where electrical channel has signal integrity margins. The TMUXHS4212 supports differential signaling with common mode voltage range (CMV) of 0 to 1.8 V and with differential amplitude up to 1800 mVpp. Adaptive CMV tracking ensures the channel through the device remains unchanged for the entire common mode voltage range.

The dynamic characteristics of the TMUXHS4212 allows high-speed switching, minimum attenuation to the signal eye diagram, and with very little added jitter. The device's silicon design is optimized for excellent frequency response at higher frequency spectrum of the signals. Its silicon signal traces and switch network are matched for best intra-pair skew performance.


The TMUXHS4212 has an extended industrial that suits temperature range many rugged applications including industrial and high reliability use cases.

## Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TMUXHS4212	VOEN (20)	2.50 mm × 4.50 mm ×
TMUXHS4212I	VQFN (20)	0.5-mm pitch

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Application Use Cases**



USB-C UFP Port with USB 3.2



PCIe 3.0/4.0 Lane Switching

SLASEP7 -MAY 2020 www.ti.com



# **Table of Contents**

1	Features 1		8.3 Feature Description	
2	Applications 1		8.4 Device Functional Modes	
3	Description 1	9	Application and Implementation	12
4	Revision History2		9.1 Application Information	12
5	Pin Configuration and Functions3		9.2 Typical Applications	14
6	Specifications4		9.3 Systems Examples	18
•	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	20
	6.2 ESD Ratings	11	Layout	20
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	20
	6.4 Thermal Information		11.2 Layout Example	20
	6.5 Electrical Characteristics5	12	Device and Documentation Support	2
	6.6 High-Speed Performance Parameters 5		12.1 Receiving Notification of Documentation Updates	2
	6.7 Switching Characteristics		12.2 Support Resources	2
	6.8 Typical Characteristics		12.3 Trademarks	2
7	Parameter Measurement Information 8		12.4 Electrostatic Discharge Caution	2
8	Detailed Description 10		12.5 Glossary	2
-	8.1 Overview	13	Mechanical, Packaging, and Orderable	
	8.2 Functional Block Diagram 10		Information	2

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


DATE	REVISION	NOTES
May 2020	*	Changed device status to Production Data

Submit Documentation Feedback

Copyright © 2020, Texas Instruments Incorporated



# 5 Pin Configuration and Functions



#### **Pin Functions**

Р	IN	TVDE	DECORPORTION
NAME	NO.	TYPE	DESCRIPTION
A0n	4	I/O	Port A, channel 0, high-speed negative signal
A0p	3	I/O	Port A, channel 0, high-speed positive signal
A1n	8	I/O	Port A, channel 1, high-speed negative signal
A1p	7	I/O	Port A, channel 1, high-speed positive signal
B0n	18	I/O	Port B, channel 0, high-speed negative signal (connector side)
В0р	19	I/O	Port B, channel 0, high-speed positive signal (connector side)
B1n	16	I/O	Port B, channel 1, high-speed negative signal
B1p	17	I/O	Port B, channel 1, high-speed positive signal
C0n	14	I/O	Port C, channel 0, high-speed negative signal
C0p	15	I/O	Port C, channel 0, high-speed positive signal
C1n	12	I/O	Port C, channel 1, high-speed negative signal
C1p	13	I/O	Port C, channel 1, high-speed positive signal
GND	5, 11, 20	G	Ground
OEn	2	1	Active-low chip enable. The pin can be connected to GND if always on functional behaviour is desired.  L: Normal operation, H: Shutdown. If always ON behavior of the device is desired the pin can be permanently connected to GND.
RSVD1	1	NA	Reserved pins. Connect both pins to $V_{CC}$ or leave both of them open (no connect).
RSVD2	10	NA	Reserved pins. Connect both pins to v <sub>CC</sub> or leave both or them open (no connect).
SEL	9	I	Port select pin. L: Port A to Port B, H: Port A to Port C
V <sub>CC</sub>	6	Р	3.3 V power

SLASEP7 - MAY 2020 www.ti.com

# 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub> -	Supply voltage		-0.5	4	V
V <sub>HS</sub> -	Voltage	Differential I/O	-0.5	2.4	V
V <sub>CTR</sub> -	Voltage	Control pins	-0.5	V <sub>CC</sub> +0.4	V
T <sub>STG</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Theseare stress ratings only, which do not imply functional operation of the device at these or anyother conditions beyond those indicated under Recommended OperatingConditions. Exposure to absolute-maximum-rated conditions for extended periods mayaffect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>ESD</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
V	Cumbi. Valtage	1.8 V mode	1.71	1.8	1.98	V
V <sub>CC</sub>	Supply Voltage	3.3 V mode	3.0	3.3	3.6	V
$V_{\text{CC-RAMP}}$	Supply voltage ramp time		0.1		100	ms
$V_{\text{IH}}$	Input high voltage	SEL, OEn pins	0.75V <sub>CC</sub>			V
$V_{IL}$	Input low voltage	SEL, OEn pins			0.25V <sub>CC</sub>	V
$V_{DIFF}$	High-speed signal pins differential voltage		0		1.8	$V_{pp}$
V	High aroud signal pins common mode voltage	VCC 1.8 V mode	0		1.2	V
V <sub>CM</sub>	nigh speed signal pins common mode voltage	VCC 3.3 V mode	0		1.8	V
т	Operating free cir/ambient temperature	TMUXHS4212	0		70	°C
T <sub>A</sub>	Input high voltage Input low voltage High-speed signal pins differential voltage High speed signal pins common mode voltage Operating free-air/ambient temperature	TMUXHS4212I	-40		105	°C

#### 6.4 Thermal Information

		TMUXHS4212	
	THERMAL METRIC <sup>(1)</sup>	RKS (VQFN)	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance - High K	53.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	52.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	27.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	26.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	11.1	°C/W

 For more information about traditional and new thermalmetrics, see the Semiconductor and IC Package ThermalMetrics application report.

Product Folder Links: TMUXHS4212

**STRUMENTS** 



# 6.5 Electrical Characteristics

over operating free-air temperature and supply voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>cc</sub>	Device active current	OEn = 0; 0 V ≤ V <sub>CM</sub> ≤ 1.8; SEL = 0 or V <sub>CC</sub>		180	250	μA
I <sub>STDN</sub>	Device shutdown current	OEn = V <sub>CC</sub>		2	5	μΑ
C <sub>ON</sub>	Output ON capacitance to GND	OEn = 0			0.6	pF
R <sub>ON</sub>	Output ON resistance	0 V ≤ V <sub>CM</sub> ≤ 1.8 V; I <sub>O</sub> = −8 mA		5	8.4	Ω
ΔR <sub>ON</sub>	On-resistance match between pairs for the same channel at same $V_{CM}$ , $V_{CC}$ and $T_A$				0.5	Ω
R <sub>FLAT_ON</sub>	On-resistance flatness $R_{ON}(MAX) - R_{ON}(MIN)$ over $V_{CM}$ range for the same channel at same $V_{CC}$ and $T_A$				0.75	Ω
I <sub>IH,CTRL</sub>	Input high current, control pins (SEL, OEn)	$V_{IN} = V_{CC}$			2	μA
I <sub>IL,CTRL</sub>	Input low current, control pins (SEL, OEn)	V <sub>IN</sub> = 0 V			1	μΑ
R <sub>CM,HS</sub>	Common mode resistance to ground on Ax pins	Each pin to GND		1.0	1.6	МΩ
I <sub>IH,HS,SEL</sub>	Input high current, high-speed pins [Ax/Bx/Cx][p/n]	V <sub>IN</sub> = 1.8 V for selected port - A and B with SEL = 0, and A and C with SEL = V <sub>CC</sub>			8	μА
I <sub>IH,HS,NSEL</sub>	Input high current, high-speed pins [Ax/Bx/Cx][p/n]	$V_{IN}$ = 1.8 V for non-selected port - C with SEL = 0, and B with SEL = $V_{CC}^{(1)}$			150	μΑ
I <sub>IL,HS</sub>	Input low current, high-speed pins [Ax/Bx/Cx][p/n]	V <sub>IN</sub> = 0 V			1	μΑ
I <sub>HIZ,HS</sub>	Leakage current through turned off switch between Ax[p/n] to [B]x[p/n] and [C]x[p/n]	OEn = VCC; Ax[p/n] = 1.8 V, [B and C]x[p/n] = 0 V and Ax[p/n] = 0 V, [B and C]x[p/n] = 1.8 V			5	μA
R <sub>A,p2n</sub>	DC Impedance between p and n for Ax pins	OEn = 0 and V <sub>CC</sub>		20		ΚΩ

<sup>(1)</sup> There is a 20-k $\Omega$  pull-down in non-selected port.

# 6.6 High-Speed Performance Parameters

	PARAMETER	TEST CONDITION	MIN	TYP MAX	UNIT
		f = 10 MHz		-0.5	
		f = 2.5 GHz		-0.8	
	Differential insertion loss	f = 4 GHz		-1.1	dB
I <sub>L</sub>	Differential insertion loss	f = 5 GHz		-1.3	
		f = 8 GHz		-1.8	
		f = 10 GHz		-2.1	
BW	-3-dB bandwidth			13	GHz
		f = 10 MHz		-28	
		f = 2.5 GHz		-17	
D	Differential return less	f = 4 GHz		-13	dB
$R_L$	Differential return loss	f = 5 GHz		-13	uв
		f = 8 GHz		-12	
		f = 10 GHz		-12	
		f = 10 MHz		-55	
		f = 2.5 GHz		-27	
0	Differential OFF in lation	f = 4 GHz		-24	٦D
O <sub>IRR</sub>	Differential OFF isolation	f = 5 GHz		-22	dB
		f = 8 GHz		-20	
		f = 10 GHz		-18	
		f = 10 MHz		-65	
		f = 2.5 GHz		-40	
V	Differential executally	f = 4 GHz		-35	٩D
X <sub>TALK</sub>	Differential crosstalk	f = 5 GHz		-32	dB
		f = 8 GHz		-30	
		f = 10 GHz		-27	
SCD11,22	Mode conversion - differential to common mode	f = 5 GHz		-29	dB

Copyright © 2020, Texas Instruments Incorporated





# **High-Speed Performance Parameters (continued)**

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
SCD21,12	Mode conversion - differential to common mode	f = 5 GHz		-27		dB
SDC11,22	Mode conversion - common mode to differential	f = 5 GHz		-29		dB
SDC21,12	Mode conversion - common mode to differential	f = 5 GHz		-26		dB




6.7 Switching Characteristics

	9					
	PARAMETER		MIN	TYP	MAX	UNIT
t <sub>PD</sub>	Switch propagation delay	f = 1 Ghz			70	ps
t <sub>SW_ON_CM_SHIFT</sub>	Switching time SEL-to-Switch ON	For different CMV			5	us
t <sub>SW_ON</sub>	Switching time SEL-to-Switch ON	For same CMV			100	ns
t <sub>SW_OFF_CM_SHIF</sub>	Switching time SEL-to-Switch OFF	For different CMV			1	us
t <sub>SW_OFF</sub>	Switching time SEL-to-Switch OFF	For same CMV			100	ns
t <sub>SK_INTRA</sub>	Intra-pair output skew between P and N pins for same channel	f = 1 Ghz			8	ps
t <sub>SK_INTER</sub>	Inter-pair output skew between channels	f = 1 Ghz			10	ps

SLASEP7 - MAY 2020 www.ti.com

# TEXAS INSTRUMENTS

### 6.8 Typical Characteristics



# 7 Parameter Measurement Information




Figure 5. Test Setup



# **Parameter Measurement Information (continued)**




Figure 6. Switch On and Off Timing Diagram




Figure 7. Timing Diagrams and Test Setup

# Instruments

#### **Detailed Description**


#### 8.1 Overview

The TMUXHS4212 is a generic analog differential passive mux/demux that can work for any high-speed interface applications requiring a common mode voltage (CMV) range of 0 to 1.8 V and differential signaling with differential amplitude up to 1800 mVpp. It employs adaptive input voltage tracking that ensures the channel remains unchanged for the entire common mode voltage range. Two channels of the device can be used for electrical signals that have different CMV between them. Two channels can also be used such a way that the device switches two different interface signals with different data and electrical characteristics.

Excellent dynamic characteristics of the device allow high speed switching with minimum attenuation to the signal eye diagram with very little added jitter. While the device is recommended for the interfaces up to 16 Gbps, actual data rate where the device can be used highly depends on the electrical channels. For low loss channels where adequate margin is maintained the device can potentially be used for higher data rates.

The TMUXHS4212 is only recommended for differential signaling. However certain low voltage single ended signaling such as Mipi DPHY LP signaling can pass through the device. It is recommended to analyze the data line biasing of the device for such single ended use cases.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

# 8.3.1 Output Enable and Power Savings

The TMUXHS4212 has two power modes, active/normal operating mode and standby/shutdown mode. During standby mode, the device consumes very-little current to achieve ultra low power in systems where power saving is critical. To enter standby mode, the OEn control pin is pulled high through a resistor and must remain high. For active/normal operation, the OEn control pin should be pulled low to GND or dynamically controlled to switch between H or L.

The TMUXHS4212 consumes 180 µA of power when operational and has a shutdown mode exercisable by the OEn pin resulting  $< 2 \mu A$ .



**Feature Description (continued)** 

# 8.3.2 Data Line Biasing

The TMUXHS4212 has a weak pull-down of  $1M\Omega$  from A[0/1][p/n] pins to GND. While these resistors biases the device data channels to common mode voltage (CMV) of 0 V with very weak strength, it is recommended that the device is biased by a stronger impedance from either side of the device to a valid value in the range of 0 - 1.8 V. To avoid double biasing appropriate AC coupling capacitors should be ensured on either side of the device.

In certain use cases if both side of the TMUXHS4212 is ac coupled, it is recommended that appropriate CMV biasing is used for the device. 10 k $\Omega$  to GND or any other bias voltage in the range of 0 - 1.8 V for each A[0/1][p/n] pin will suffice for most use cases.

The high-speed data ports incorporate 20 k $\Omega$  pull-down resistors that are switched in when a port is not selected and switched out when the port is selected. For example when SEL = L, the C[0/1][p/n] pins have 20 k $\Omega$  resistors to GND. The feature ensures that unselected port is always biased to a known voltage for long term reliability of the device and the electrical channel.

The positive and negative terminals of data pins A[0/1] have a weak (20 k $\Omega$ ) differential resistor for device switch regulation operation. This does not impact signal integrity or functionality of high speed differential signaling that typically has much stronger differential impedance (such as 100  $\Omega$ ).

#### 8.4 Device Functional Modes

Table 1. Port Select Control Logic (1)

PORT A CHANNEL	PORT B OR PORT C CHANNEL CONNECTED TO PORT A CHANNEL							
	SEL = L	SEL = H						
A0p	В0р	C0p						
A0n	B0n	C0n						
A1p	В1р	C1p						
A1n	B1n	C1n						

<sup>(1)</sup> The TMUXHS4212 can tolerate polarity inversions for all differential signals on Ports A, B, and C. In such flexible implementation one must ensure that the same polarity is maintained on Port A versus Ports B/C.

# TEXAS INSTRUMENTS

# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The TMUXHS4212 is a generic 2-channel high-speed mux/demux type of switch that can be used for routing high-speed signals between two different locations on a circuit board. The TMUXHS4212 supports many high-speed data protocols provided the signals' differential amplitude is within <1800 mVpp and a common mode voltage is <1.8 V. The TMUXHS4212 can be used for many high speed interfaces including:

Universal Serial Bus (USB) 3.2 Gen 1.0, 2.0

**USB Type-C** 

Peripheral Component Interconnect Express (PCIe) Gen 1.0, 2.0, 3.0, 4.0

Serial ATA (SATA/eSATA)

Serial Attached SCSI (SAS)

Display Port (DP) 1.4, 2.0

Thunderbolt (TBT) 3.0

Mipi Camera Serial Interface (CSI-2), Display Serial Interface (DSI)

Low Voltage Differential Signalling (LVDS)

Serdes Framer Interface (SFI)

**Ethenet Interfaces** 

The device's mux/demux selection pin SEL can easily be controlled by an available GPIO pin of a controller or hard tie to voltage level H or L as an application requires.


The TMUXHS4212 with adaptive voltage tracking technology can support applications where the common mode is different between the RX and TX pair. The switch paths of the TMUXHS4212 have internal weak pull-down resistors of 1 M $\Omega$  on the A port pins. While these resistors biases the device data channels to common mode voltage (CMV) of 0 V with a weak strength, it is recommended that the device is biased from either side of the device to a valid value in the range of 0 - 1.8 V. It is expected that the system/host controller and Device/End point common mode bias impedances are much stronger (smaller) than the TMUXHS4212 internal pull-down resistors; therefore, they are not impacted.

Many interfaces require AC coupling between the transmitter and receiver. The 0201 or 0402 capacitors are the preferred option to provide AC coupling. Avoid the 0603, 0805 size capacitors and C-packs. When placing AC coupling capacitors, symmetric placement is best. The capacitor value must be chosen according to the specific interface the device is being used. The value of the capacitor should match for the positive and negative signal pair. For many interfaces such as USB 3.2 and PCIe, the designer should place them along the TX pairs on the system board, which are usually routed on the top layer of the board. Depending upon the application and interface specifications, use the appropriate value for AC coupling capacitors.

The AC coupling capacitors have several placement options. Typical use cases warrant that the capacitors are placed on one side of the TMUXHS4212. In certain use cases, if both side of the TMUXHS4212 is ac coupled, it is recommended that appropriate CMV biasing is used for the device. 10 k $\Omega$  to GND or any other bias voltage in the range of 0 - 1.8 V for each A[0/1][p/n] pin suffice for most use cases. Figure 8 shows a few placement options. Some interfaces such as USB SS and PCIe recommends AC coupling capacitors on the TX signals before it goes to a connector. Option (a) features TX AC coupling capacitors on the connector side of the TMUXHS4212. Option (b) illustrates the capacitors on the host of the TMUXHS4212. Option (c) showcases where the TMUXHS4212 is ac coupled on both sides. Range for  $V_{BIAS}$  is 0 to 1.8 V.



# **Application Information (continued)**






Figure 8. AC Coupling Capacitors Placement Options between Host and Device / Endpoint through TMUXHS4212

SLASEP7 - MAY 2020 www.ti.com

# TEXAS INSTRUMENTS

#### 9.2 Typical Applications

#### 9.2.1 USB3.2 implementation for USB Type-C

The TMUXHS4212 can be used in USB Type-C implementation to mux USB 3.2 superspeed signals (TX1, RX1 pairs versus TX2, RX2 pairs) to accommodate plug flips. In typical use cases, the mux selection is done by a USB Type-C Channel Configuration (CC) or Power Delivery (PD) controller. The device can used on a USB Type-C DFP, UFP or DRP port. The two USB Type-C connector applications show both a host and device side. The cable between the two connectors swivels the pairs to properly route the signals to the correct pin. The other applications are more generic because different connectors can be used.




Figure 9. USB 3.2 Implementation for USB Type-C™ Connector

#### 9.2.1.1 Design Requirements

Down Facing Port (DFP)

The TMUXHS4212 can be designed into many different applications. All the applications have certain requirements for the system to work properly. The TMUXHS4212 requires 3.3 V  $\pm 10\%$  V<sub>CC</sub> rail. The OEn pin must be low for device to work; otherwise, it disables the outputs. This pin can be driven by a processor. The expectation is that one side of the device has AC coupling capacitors. Table 2 provides information on expected values to perform properly.

**Table 2. Design Parameters** 

DESIGN PARAMETER	VALUE				
V <sub>CC</sub>	3.3 V				
AXp/n, BXp/n, CXp/n CM input voltage	0 V to 1.8 V				
Control/OEn pin max voltage for low	0.5 V				
Control/OEn pin min voltage for high	1.42 V				
AC coupling capacitor	75 nF to 265 nF				
R <sub>BIAS</sub> (Figure 9) when needed	1 kΩ to 100 kΩ				

Product Folder Links: TMUXHS4212

Up Facing Port (UFP)



0.2.4.2 Detailed Design Presedur

### 9.2.1.2 Detailed Design Procedure

The TMUXHS4212 is a high-speed passive switch device that can behave as a mux or demux. Because this is a passive switch, signal integrity is important because the device provides no signal conditioning capability. The device can support 2 to 3 inches of board trace and a connector on either end.


To design in the TMUXHS4212, the designer needs to understand the following.

- Determine the loss profile between circuits that are to be muxed or demuxed.
- · Provide clean impedance and electrical length matched board traces.
- Provide a control signal for the SEL and OEn pins.
- · The thermal pad must be connected to ground.
- See the application schematics on recommended decouple capacitors from V<sub>CC</sub> pins to ground

SLASEP7 - MAY 2020 www.ti.com

# TEXAS INSTRUMENTS

#### 9.2.1.3 Application Curves



#### 9.2.2 PCIe Lane Muxing

The TMUXHS4212 can be used to switch PCIe lanes between two slots. In many PC and server motherboards, the CPU does not have enough PCIe lanes to provide desired system flexibility for end customers. In such applications, the TMUXHS4212 can be used to switch PCIe TX and RX lanes between two slots. Figure 14 provides a schematic where eight TMUXHS4212 are used to switch eight PCIe TX and eight RX lanes. Note the common mode voltage (CMV) bias for the TMUXHS4212 must be within the range of 0 to 1.8 V. In implementations where receiver CMV bias of a PCIe root complex or an end point can not be ensured within the CMV range, additional DC blocking capacitors and appropriate CMV biasing must be implemented.







Figure 14. PCIe Lane Muxing

SLASEP7 – MAY 2020 www.ti.com

## TEXAS INSTRUMENTS

#### 9.2.2.1 Application Curves



# 9.3 Systems Examples

#### 9.3.1 USB/eSATA




Figure 19. eSATA and USB 3.2 Combo Connector



**Systems Examples (continued)** 

### 9.3.2 MIPI Camera Serial Interface




Figure 20. CSI Camera Selection

SLASEP7-MAY 2020 www.ti.com

# NSTRUMENTS

## 10 Power Supply Recommendations

The TMUXHS4212 does not require a power supply sequence. However, TI recommends that OEn is asserted low after device supply V<sub>CC</sub> is stable and in specification. TI also recommends to place ample decoupling capacitors at the device V<sub>CC</sub> near the pin.

#### Layout 11

### 11.1 Layout Guidelines

On a high-K board, TI always recommends to solder the Power-pad™ onto the thermal land. A thermal land is the area of solder-tinned-copper underneath the Power-pad package. On a high-K board, the TMUXHS4212 can operate over the full temperature range by soldering the Power-pad onto the thermal land without vias.

For high speed layout guidelines refer to High-Speed Layout Guidelines for Signal Conditioners and USB Hubs, SLLA414.

On a low-K board, for the device to operate across the temperature range, the designer must use a 1-oz Cu trace connecting the GND pins to the thermal land. A general PCB design guide for Power-pad packages is provided in Power-pad Thermally-Enhanced Package, SLMA002.

#### 11.2 Layout Example




Figure 21. TMUXHS4212 Basic Layout Example for Application Shown in USB3.2 implementation for USB Type-C

SLASEP7-MAY 2020 www.ti.com

## 12 Device and Documentation Support

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates — go to the product folder for your device on ti.com. In the upper right-hand corner, click the Alert me button to register and receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

#### 12.2 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.3 Trademarks

USB Type-C, Power-pad, E2E are trademarks of Texas Instruments. USB Type-C is a registered trademark of USB Implementation Forum.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

SLASEP7-MAY 2020 www.ti.com




# **RKS0020A**



# **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




## **EXAMPLE BOARD LAYOUT**

# **RKS0020A**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.




## **EXAMPLE STENCIL DESIGN**

# **RKS0020A**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





2-Jun-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMUXHS4212IRKSR	ACTIVE	VQFN	RKS	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS4212	Samples
TMUXHS4212IRKST	ACTIVE	VQFN	RKS	20	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS4212	Samples
TMUXHS4212RKSR	ACTIVE	VQFN	RKS	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS4212	Samples
TMUXHS4212RKST	ACTIVE	VQFN	RKS	20	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS4212	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

2-Jun-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 31-May-2020

# TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


All differsions are norminal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUXHS4212IRKSR	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1
TMUXHS4212IRKST	VQFN	RKS	20	250	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1
TMUXHS4212RKSR	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1
TMUXHS4212RKST	VQFN	RKS	20	250	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1

www.ti.com 31-May-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUXHS4212IRKSR	VQFN	RKS	20	3000	210.0	185.0	35.0
TMUXHS4212IRKST	VQFN	RKS	20	250	210.0	185.0	35.0
TMUXHS4212RKSR	VQFN	RKS	20	3000	210.0	185.0	35.0
TMUXHS4212RKST	VQFN	RKS	20	250	210.0	185.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.

  The Pin 1 identifiers are either a molded, marked, or metal feature.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated