



[Order](http://www.ti.com/product/TMP61?dcmp=dsproject&hqs=sandbuy&#samplebuy) Now





# **TMP61 Silicon-Based Linear Thermistor for Temperature Sensing**

## <span id="page-0-2"></span>**1 Features**

- Silicon-Based Thermistor With a Positive Temperature Coefficient (PTC)
- <span id="page-0-3"></span>• Linear Resistance Change With Temperature
	- Simplifies Resistance-to-Temperature Conversion
	- Decrease Accuracy Spread Compared to Non-Linear Negative Temperature Coefficient (NTC) Thermistor-Based Circuits Across a Wide Temperature Range
- 10-kΩ Nominal Resistance at 25°C (R25)
	- $-$  ±1% Maximum (0°C to 70°C)
- Consistent Sensitivity Across Temperature
	- 6400 ppm/°C TCR (25°C)
	- 0.2% Typical TCR Tolerance Across Temperature (-40°C to 125°C)
- Wide Operating Temperature:
	- $-$  –65 to +150 $^{\circ}$ C
- Fast Thermal Response Time:
	- 0.6s (DEC package)
- Long Lifetime and Robust Performance
	- Ultra low power consumption compared to traditional NTCs that lower errors due to self heating
	- Built-in fail-safe in case of short circuit failures
	- <1% Maximum Drift after high temperature and high humidity stress tests
- <span id="page-0-1"></span><span id="page-0-0"></span>• Available Package Options:
	- X1SON (DEC/0402 Footprint)
	- TO-92S (LPG) (Contact Representative for Availability)



 $V<sub>Temp</sub> = V<sub>Bias</sub> X R<sub>TMP61</sub>$  $R<sub>Rias</sub> + R<sub>TMPA1</sub>$ 

# **2 Applications**

- Temperature Measurement And Monitoring
- Thermal Compensation
- Thermal Protection (With Comparator)

# **3 Description**

The TMP61xx series of Silicon Linear Thermistors has a linear positive temperature coefficient (PTC) that results in a uniform, consistent temperature coefficient resistance (TCR) across a wide operating temperature range. These devices are designed for temperature measurement, protection, compensation, and control systems. Compared to traditional NTC thermistors, the TMP61xx series of devices offers enhanced linearity and consistent sensitivity across the full temperature range. They also have robust performance due to their immunity to environmental variation and their built-in fail-safe behavior at high temperatures. These devices are currently available in a 2-pin, surface-mount, 0402 footprint-compatible X1SON package and a 2-pin, through-hole, minisized transistor-outline TO-92S package.

### **Device Information[\(1\)](#page-0-0)**



(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) This package is in preview



### **Typical Implementation Circuits Typical Resistances vs Ambient Temperature**

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA.



Texas<br>Instruments

# **Table of Contents**





# <span id="page-1-0"></span>**4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.





# <span id="page-2-0"></span>**5 Device Comparison Table**



# <span id="page-2-1"></span>**6 Pin Configuration and Functions**

**DEC Package 2-Pin X1SON Top View (Angled)**





### **Pin Functions**



# <span id="page-3-0"></span>**7 Specifications**

### <span id="page-3-1"></span>**7.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Theseare stress ratings only, which do not imply functional operation of the device at these or anyother conditions beyond those indicated under *Recommended OperatingConditions*. Exposure to absolute-maximum-rated conditions for extended periods mayaffect device reliability.

# <span id="page-3-2"></span>**7.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# <span id="page-3-3"></span>**7.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)



## <span id="page-3-4"></span>**7.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *[Semiconductor](http://www.ti.com/lit/pdf/spra953) and IC Package Thermal Metrics* application report.

(2) For information on self-heating and thermal response time see *Layout [Guidelines](#page-16-1)* section.

(3) The junction to ambient thermal resistance  $(R\theta_{JA})$  under natural convection is obtained in a simulation on a JEDEC-standard, High-K board as specified in JESD51-7, in an environment described in JESD51-2. Exposed pad packages assume that thermal vias are included in the PCB, per JESD 51-5.

(4) Changes in output due to self heating can be computed by multiplying the internal dissipation by the thermal resistance.

# <span id="page-4-0"></span>**7.5 Electrical Characteristics**

 $T_A$  = -40°C - 125°C,  $I_{Sns}$  = 200 μA (unless otherwise noted)



**[TMP61](http://www.ti.com/product/tmp61?qgpn=tmp61)** SBOS921 –DECEMBER 2018 **[www.ti.com](http://www.ti.com)**



## **7.6 Typical Characteristics**

at  $T_A = 25^{\circ}$ C, (unless otherwise noted)

<span id="page-5-2"></span><span id="page-5-1"></span><span id="page-5-0"></span>

6



## **Typical Characteristics (continued)**





# <span id="page-7-0"></span>**8 Detailed Description**

## <span id="page-7-1"></span>**8.1 Overview**

The TMP61xx series of Silicon Linear Thermistors has a linear positive temperature coefficient (PTC) that results in a uniform and consistent temperature coefficient of resistance (TCR) across a wide operating temperature range. They are suitable for use for temperature measurement, protection, compensation, and control systems. Compared to traditional NTC thermistors, the TMP61xx series of devices offers enhanced linearity and consistent sensitivity across the full temperature range. They also have robust performance due to their immunity to environmental variation and their built-in fail-safe behavior at high temperatures. These devices are currently available in 2-pin, DEC surface-mount, 0402 footprint compatible packages and 2-pin LPG through-hole, minisized transistor-outline TO-92S packages.

## <span id="page-7-2"></span>**8.2 Functional Block Diagram**



**Figure 10. Typical Implementation Circuits**

## <span id="page-7-3"></span>**8.3 Feature Description**

As shown in [Figure](#page-5-1) 1 and [Figure](#page-5-1) 2, the TMP61xx has a good linear behaviour across the whole temperature range, but a small non-linearity can observed as well as supply dependence as shown in [Figure](#page-5-2) 3 and [Figure](#page-5-2) 4. The TMP61xx is fabricated using a special silicon process where the device key characteristics—the temperature coefficient of resistance (TCR) and nominal resistance (R25)—are controlled using the doping level and active region area. Also, the TMP61xx has an active area and a substrate due to the polarized terminals of the device. The positive terminal should be connected to the highest potential while the negative terminal (which is tied to the substrate internally) should be connected to the lowest potential. [Equation](#page-7-4) 1 and [Equation](#page-7-5) 2 can help the user approximate the device resistance and TCR. [Table](#page-8-0) 1 and [Table](#page-8-1) 2 show the typical resistances, resistance spread, and maximum expected error across temperature using a direct Ideal bias current or an ideal voltage bias in a divider circuit.

<span id="page-7-4"></span> $R(\Omega)$ 

 $\approx$  8504.85 + 55.08 T + 0.17 T<sup>2</sup>

where

• T is the temperature of interest (1)

$$
TCR (ppm/{}^{\circ}C) = (R_{T2} - R_{T1}) / ((T_2 - T_1) \times R_{(T2 + T1)/2})
$$
\n(2)

<span id="page-7-5"></span>Below are the definitions of the key terms used throughout this document:

- I<sub>Sns</sub>: Current flowing through TMP61
- $V_{Sns}$ : Voltage across the two terminals of TMP61
- $I<sub>Bias</sub>: Current supplied by the biasing circuit$
- $V_{\text{Bias}}$ : Voltage supplied by the biasing circuit
- $V_{Temp}$ : Output voltage corresponding to the measured temperature. Note that this is different than  $V_{Sns}$  in case of a voltage divider circuit with TMP61 in the high side and  $V_{\text{Temo}}$  is taken across R<sub>Bias</sub>.



### **Feature Description (continued)**

**Table 1. TMP61 Transfer Table Using an Ideal IBias of 200 µA**

<span id="page-8-0"></span>

<b>TEMPERA</b>	Resistance ( $\Omega$ )			$\Delta \text{R}/\Delta \text{T}$	Temperature Error(1)(2)
TURE (°C)	Min.	Typ.	Max.	$(\Omega$ <sup>o</sup> C)	$(^{\circ}C)$
$-40$	6445	6543	6641	42	2.32
$-35$	6657	6759	6860	44	2.30
$-30$	6879	6983	7088	46	2.29
$-25$	7109	7217	7325	48	2.28
$-20$	7347	7459	7571	49	2.27
$-15$	7594	7710	7825	51	2.27
$-10$	7849	7968	8088	53	2.27
$-5$	8112	8235	8359	54	2.28
0	8425	8510	8595	56	1.53
5	8704	8792	8880	57	1.53
10	8992	9083	9173	59	1.54
15	9287	9381	9475	60	1.55
20	9590	9687	9783	62	1.56
25	9900	10000	10100	63	1.58
30	10218	10321	10424	65	1.59
35	10544	10650	10757	67	1.60
40	10877	10987	11097	68	1.61
45	11218	11332	11445	70	1.62
50	11568	11685	11801	71	1.64
55	11925	12045	12166	73	1.65
60	12291	12415	12539	75	1.66
65	12665	12792	12920	76	1.67
70	13047	13179	13311	78	1.69
75	13371	13574	13778	80	2.55
80	13769	13979	14188	82	2.56
85	14177	14393	14608	84	2.58
90	14594	14816	15038	86	2.59
95	15021	15250	15479	88	2.61
100	15458	15694	15929	90	2.62
105	15906	16148	16391	92	2.63
110	16365	16614	16863	94	2.64
115	16835	17091	17348	97	2.65
120	17317	17581	17844	99	2.66
125	17811	18082	18353	102	2.67

(1) Assuming ideal current source

(2) Table defined based on 4th order equation



<span id="page-8-1"></span>

(1) Table defined based on 4th order equation

(2) Assuming ideal voltage source,  $10k\Omega$  with ±0.01% R<sub>Bias</sub>

Copyright © 2018, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS921&partnum=TMP61) Feedback*



# <span id="page-9-0"></span>**8.4 Device Functional Modes**

The device has one mode of operation that applies when operated within the *[Recommended](#page-3-3) Operating [Conditions](#page-3-3)*.





## <span id="page-10-0"></span>**9 Application and Implementation**

### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### <span id="page-10-1"></span>**9.1 Application Information**

The TMP61 is a positive temperature coefficient (PTC) linear silicon thermistor. The device behaves like a temperature-dependent resistor, and may be configured in a variety of ways to monitor temperature based on the system-level requirements. The TMP61 has a nominal resistance at 25°C (R25) of 10 kΩ with  $±1\%$  maximum tolerance, a maximum operating voltage of 5.5 V (V<sub>Sns</sub>), and maximum supply current of 400 µA (I<sub>Sns</sub>). This device may be used in a variety of applications to monitor temperature close to a heat source with the very small DEC package option compatible with the typical 0402 (inch) footprint. Some of the factors that influence the total measurement error include the ADC resolution (if applicable), the tolerance of the bias current or voltage, the tolerance of the bias resistance in the case of a voltage divider configuration, and the location of the sensor with respect to the heat source.

### <span id="page-10-2"></span>**9.2 Typical Application**

### **9.2.1 Thermistor Biasing Circuits**



**Figure 11. Biasing Circuit Implementations With Linear Thermistor (Left) vs. Non-Linear Thermistor (Right)**

### <span id="page-10-3"></span>*9.2.1.1 Design Requirements*

Existing thermistors, in general, have a non-linear temperature vs. resistance curve. To linearize the thermistor response, a voltage linearization circuit using a voltage divider configuration is used or a resistance linearization circuit may be used by adding another resistance in parallel with the thermistor,  $R_P$ . [Figure](#page-10-3) 11 highlights the two implementations, where  $R<sub>T</sub>$  is the thermistor resistance. To generate an output voltage across the thermistor, one can use either a voltage divider circuit with the thermistor placed at either the high side (close to supply) or low side (close to ground), depending on the desired voltage response (negative or positive). Additionally, the resistor can be biased directly using a precision current source (yielding the highest accuracy and voltage gain).



It is common to use a voltage divider with thermistors because of its simple implementation and lower cost. The TMP61, on the other hand, has a linear positive temperature coefficient (PTC) of resistance such that the voltage measured across it increases linearly with temperature. As such, the need for linearization circuits is no longer a requirement, and a simple current source or a voltage divider circuit can be used to generate the temperature voltage.

This output voltage can be interpreted using a comparator against a voltage reference to trigger a temperature trip point, tied directly to an ADC to monitor temperature across a wider range, or used as feedback input for an active feedback control circuit.

The voltage across the TMP61 can be translated to temperature using either a lookup table method (LUT) or a fitting polynomial, V(T), as described in [Equation](#page-11-0) 3. The temperature voltage must first be digitized using an ADC. The necessary resolution of this ADC is dependent on the biasing method used. Additionally, for best accuracy, the bias voltage  $(V_{BIAS})$  should be tied to the reference voltage of the ADC to create a measurement where the difference in tolerance between the bias voltage and the reference voltage are cancelled. A low-pass filter may also be implemented to reject system level noise, and should be placed as close to the ADC input as possible.

### *9.2.1.2 Detailed Design Procedure*

The resistive circuit divider method produces an output voltage  $(V_{\text{TEMP}})$  scaled according to the bias voltage ( $V_{BIAS}$ ). When  $V_{BIAS}$  is also used as the reference voltage of the ADC, any fluctuations or tolerance error due to the voltage supply will be canceled and will not affect the temperature accuracy. This type of configuration is shown in [Figure](#page-11-1) 12. [Equation](#page-11-0) 3 describes the output voltage ( $V_{\text{TEMP}}$ ) based on the variable resistance of the TMP61 ( $R_{TMP61}$ ) and bias resistor ( $R_{BIAS}$ ). The ADC code corresponding to that output voltage, ADC full-scale range, and ADC resolution is given in [Equation](#page-11-2) 4.





<span id="page-11-2"></span><span id="page-11-1"></span><span id="page-11-0"></span>
$$
V_{\text{TEMP}} = V_{\text{BIAS}} \times \left(\frac{R_{\text{TMP61}}}{R_{\text{TMP61}} + R_{\text{BIAS}}}\right)
$$
\n
$$
ADC Code = \frac{V_{\text{TEMP}}}{\text{FSR}} 2^n
$$
\n(3)

where

FSR is the full-scale range of the ADC, which is the voltage at REF to GND ( $V_{REF}$ )

• n is the resolution of the ADC (4)

<span id="page-11-3"></span>[Equation](#page-11-3) 5 shows whenever  $V_{REF} = V_{BIAS}$ ,  $V_{BIAS}$  will cancel out.

$$
ADC Code = \frac{V_{\text{BIAS}} \times \left(\frac{R_{\text{TMP61}}}{R_{\text{TMP61}} + R_{\text{BIAS}}}\right)}{V_{\text{BIAS}}}
$$

$$
2^{n} = \left(\frac{R_{\text{TMP61}}}{R_{\text{TMP61}} + R_{\text{BIAS}}}\right)2^{n}
$$

(5)



**[TMP61](http://www.ti.com/product/tmp61?qgpn=tmp61) [www.ti.com](http://www.ti.com)** SBOS921 – DECEMBER 2018

A polynomial equation or a LUT can be used to extract the temperature reading based on the ADC code read in the microcontroller.

The cancellation of  $V_{BIAS}$  is a benefit to using a voltage-divider (ratio-metric approach), but the sensitivity of the output voltage of the divider circuit cannot be increased very much. Therefore, not all of the ADC codes will be used due to the small voltage output range compared to the FSR. This application is very common, however, and is simple to implement.

A current source-based circuit, like the one shown in [Figure](#page-12-0) 13, can be used to get better control over the sensitivity of the output voltage and achieve higher accuracy. In this case, the output voltage is simply  $V = I \times R$ . For example, if a current source of 400 µA is used with the TMP61, the output voltage will span approximately 5.5 V and will have a gain up to 40 mV/C. Having control over the voltage range and sensitivity allows for full utilization of the ADC codes and full-scale range. Based on the bias current, the temperature voltage is shown in [Figure](#page-12-1) 14. Similar to the ratio-metric approach above, if the ADC has built-in current source that share the same bias as the reference voltage of the ADC, the tolerance of the supply current will be cancelled. In this case, a precision ADC is not required. This method yields the best accuracy, but can increase the system implementation cost.



<span id="page-12-0"></span>**Figure 13. TMP61 Biasing Circuit With Current Source**



**Figure 14. TMP61 Temperature Voltage With Varying Current Sources**

<span id="page-12-1"></span>In comparison to the non-linear NTC thermistor in a voltage divider, the TMP61 has an enhanced linear output characteristic. The two voltage divider circuits with and without a linearization parallel resistor,  $R_P$ , is shown in [Figure](#page-13-0) 15. For example, consider an example where V<sub>BIAS</sub> = 5 V, R<sub>BIAS</sub> = 10 kΩ, and a parallel resistor (R<sub>P</sub>) is used with the NTC thermistor ( $R_{NTC}$ ) to linearize the output voltage with an additional 10-kΩ resistor. The output characteristics of the voltage dividers are shown in [Figure](#page-13-1) 16. The TMP61 produces a linear curve across the entire temperature range while the NTC curve is only linear across a small temperature region. When the parallel resistor  $(R_P)$  is added to the NTC circuit, the added resistor makes the curve much more linear, but greatly affects the output voltage range.

Copyright © 2018, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS921&partnum=TMP61) Feedback*





<span id="page-13-0"></span>**Figure 15. TMP61 vs. NTC With Linearization Resistor (RP) Voltage Divider Circuits**



**Figure 16. NTC With and Without a Linearization Resistor vs. TMP61 Temperature Voltages**

### <span id="page-13-1"></span>**9.2.1.2.1 Thermal Compensation**

The TMP61 can be used to compensate for components within systems whose characteristics vary over temperature. For example, resistors will change with temperature based on their specified temperature coefficient. In certain systems where these resistors are included in the feedback loop, the performance over temperature may be greatly affected by the changes in resistance. Examples include components like those in control systems within the feedback loop or linear dropout regulators with feedback resistors and solenoids or coils with varying impedance. One implementation is to put the TMP61 in a feedback loop to compensate for temperature drift, along with other resistive components to better control the temperature coefficient (α) of the compensation circuit.

<span id="page-13-2"></span>[Equation](#page-13-2) 6 can describe this type of circuit:

$$
R(T) = R(T_0) \times (1 + \alpha \Delta T)
$$

where

- $R(T<sub>0</sub>)$  is the resistance
- the temperature coefficient,  $α$ , is specified (25 $°C$ )
- the change in temperature,  $\Delta T$ , is the temperature of interest, T, minus T<sub>0</sub> (25°C) (6)

This circuit is shown in [Figure](#page-14-0) 17.



(7)

### **Typical Application (continued)**



**Figure 17. TMP61 Thermal Compensation Circuit**

### <span id="page-14-0"></span>**9.2.1.2.2 Thermal Protection With Comparator**

Thermal protection can be programmed using the TMP61, a voltage reference, and a comparator. As shown in [Figure](#page-14-1) 18, the output of the comparator will remain low until the voltage of the thermistor divider, with  $R_{BIAS}$  and  $R_{TMP61}$ , rises above the threshold voltage, set by  $R_1$  and  $R_2$ . Then the output will go high, signaling an overtemperature warning signal. Hysteresis can also be useful to program when the output will return low, so that the output does not continuously toggle around the threshold. Either a comparator with built-in hysteresis or feedback resistors may be used.





### <span id="page-14-1"></span>**9.2.1.2.3 Thermal Foldback**

One application that uses the output voltage of the TMP61 in active control circuit is thermal foldback. This is performed to reduce, or fold back, the current driving a string of LEDs, for example. At high temperatures, the LEDs begin to heat up due to environmental conditions and self-heating. Thus, at a certain temperature threshold based on the LED's safe operating area, the driving current must be reduced to cool down the LEDs and prevent thermal runaway. The TMP61 voltage output increases with temperature, when it is in the lower position of the voltage divider, and provides a response that can be used to fold back the current. Typically, the current is held at a specified level until a high temperature is reached, known as the knee point, where the current must be

Copyright © 2018, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS921&partnum=TMP61) Feedback*



rapidly reduced. To better control the temperature/voltage sensitivity of the TMP61, a rail-to-rail operational amplifier is used. In the example shown in [Figure](#page-15-0) 19, the temperature "knee" where the foldback begins is set by the reference voltage (2.5 V) at the positive input, and the feedback resistors set the response of the foldback curve. The foldback knee point may be chosen based on the output of the voltage divider and the corresponding temperature from [Equation](#page-15-1) 8 like 110°C, for example. A buffer is used in-between the voltage divider with  $R_{TMP61}$ and the input to the op amp to prevent loading and variations in  $V_{TFMP}$ .



**Figure 19. Thermal Foldback Using TMP61 Voltage Divider and a Rail-to-Rail Op Amp**

<span id="page-15-0"></span>The op amp will remain high as long as the voltage output is below  $V_{Ref}$ . When the temperature goes above 110°C, then the output will swing low to the 0-V rail of the op amp. The rate at which the foldback occurs is dependent on the feedback network,  $R_{FB}$  and  $R_1$ , which varies the gain of the op amp, G, given by [Equation](#page-15-2) 9. This in return controls the voltage/temperature sensitivity of the circuit. This voltage output is fed into a LED driver IC that will adjust output current accordingly. The final output voltage used for thermal foldback is  $V_{\text{OUT}}$ , and is given in [Equation](#page-15-3) 10. In this example where the knee point is set at 110°C, the output voltage curve is as shown in [Figure](#page-16-3) 20.

<span id="page-15-1"></span>
$$
V_{TEMP} = V_{BIAS} \times \left(\frac{R_{TMP61}}{R_{TMP61} + R_{BIAS}}\right)
$$
\n(8)

<span id="page-15-2"></span>
$$
G = \frac{\kappa_{FB}}{R_1}
$$
 (9)

<span id="page-15-3"></span>
$$
V_{\text{OUT}} = -G \times V_{\text{TEMP}} + (1 + G) \times V_{\text{REF}} \tag{10}
$$





**Figure 20. Thermal Foldback Voltage Output Curve**

### <span id="page-16-3"></span>*9.2.1.3 Application Curve*

The TMP61 accuracy varies depending on the selected biasing circuit. This variation can be seen in [Figure](#page-16-4) 21. V<sub>TEMP</sub> is shown with either V<sub>BIAS</sub> at 2 V in a resistor divider circuit (R<sub>BIAS</sub> = 10 kΩ ±1%) or I<sub>BIAS</sub> at 200 µA. Supply sources used are assumed to be ideal. The best accuracy is achieved using a direct current bias method.



**Figure 21. TMP61 Voltage Output and Temperature Error Based on the Bias Method**

## <span id="page-16-4"></span><span id="page-16-0"></span>**10 Power Supply Recommendations**

The maximum recommended operating voltage of the TMP61 is 5.5 V ( $V_{\text{Sns}}$ ), and the maximum current through the device is 400  $\mu$ A ( $I_{\text{Sns}}$ ).

## <span id="page-16-1"></span>**11 Layout**

### <span id="page-16-2"></span>**11.1 Layout Guidelines**

The layout of the TMP61 is similar to that of a passive component. If the device is biased with a current source, the positive pin 2 will be connected to the source, while the negative pin 1 will be connected to ground. If the circuit is biased with a voltage source, and the device is placed on the lower side of the resistor divider, V– will be connected to ground and V+ will be connected to the output,  $V_{\text{TEMP}}$ . If the device is placed on the upper side of the divider,  $V+$  is connected to the voltage source and  $V-$  is connected to the output voltage,  $V<sub>TEMP</sub>$ . Device layout is as shown in [Figure](#page-17-1) 22.

Copyright © 2018, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS921&partnum=TMP61) Feedback*



# <span id="page-17-1"></span><span id="page-17-0"></span>**11.2 Layout Examples**







## <span id="page-18-0"></span>**12 Device and Documentation Support**

### <span id="page-18-1"></span>**12.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### <span id="page-18-2"></span>**12.2 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms](http://www.ti.com/corp/docs/legal/termsofuse.shtml) of [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

**TI E2E™ Online [Community](http://e2e.ti.com)** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design [Support](http://support.ti.com/)** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### <span id="page-18-3"></span>**12.3 Trademarks**

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### <span id="page-18-4"></span>**12.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### <span id="page-18-5"></span>**12.5 Glossary**

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

### <span id="page-18-6"></span>**13 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com 21-Mar-2019

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

Texas<br>Instruments

## **TAPE AND REEL INFORMATION**





## **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





Texas<br>Instruments

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-Dec-2018



\*All dimensions are nominal





# **PACKAGE OUTLINE**

# **DEC0002A X1SON - 0.5 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M

2. This drawing is subject to change without notice.



# **EXAMPLE BOARD LAYOUT**

# **DEC0002A X1SON - 0.5 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **EXAMPLE STENCIL DESIGN**

# **DEC0002A X1SON - 0.5 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





# **PACKAGE OUTLINE**

# **LPG0002A TO-92 - 5.05 mm max height**

TO-92



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



# **EXAMPLE BOARD LAYOUT**

# **LPG0002A TO-92 - 5.05 mm max height**

TO-92





### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html\)](http://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](http://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated