



Order

Now







TLV703

#### SBVS305-MARCH 2017

# TLV703 300-mA, Low-I<sub>Q</sub>, Low-Dropout Regulator

## 1 Features

- Very Low Dropout:
  - 37 mV at  $I_{OUT}$  = 50 mA,  $V_{OUT}$  = 2.8 V
  - 75 mV at  $I_{OUT}$  = 100 mA,  $V_{OUT}$  = 2.8 V
  - 220 mV at  $I_{OUT}$  = 300 mA,  $V_{OUT}$  = 2.8 V
- 2% Accuracy
- Low I<sub>Q</sub>: 35 μA
- Fixed-Output Voltage Combinations Possible From 1.2 V to 4.8 V
- High PSRR: 68 dB at 1 kHz
- Stable With Effective Capacitance of 0.1 μF
- Thermal Shutdown and Overcurrent Protection
- Packages: 5-Pin SOT-23

# 2 Applications

- Wireless Handsets
- Smart Phones
- ZigBee<sup>®</sup> Networks
- Bluetooth<sup>®</sup> Devices
- Li-Ion Battery-Operated Handheld Products
- WLAN and Other PC Add-on Cards

# 3 Description

The TLV703 series of low-dropout (LDO) linear regulators are low quiescent current devices with excellent line and load transient performance. These LDOs are designed for power-sensitive applications. A precision band-gap and error amplifier provides overall 2% accuracy. Low output noise, very high power-supply rejection ratio (PSRR), and low-dropout voltage make this series of devices ideal for a wide selection of battery-operated handheld equipment. All device versions have thermal shutdown and current limit for safety.


Furthermore, these devices are stable with an effective output capacitance of only 0.1  $\mu$ F. This feature enables the use of cost-effective capacitors that have higher bias voltages and temperature derating. The devices regulate to specified accuracy with no output load.

The TLV703 series of LDO linear regulators are available in a 5-pin SOT-23 package.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV703	SOT-23 (5)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



TEXAS INSTRUMENTS

www.ti.com

# **Table of Contents**

1	Fea	tures	1
2	Арр	olications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	4
	6.1	Absolute Maximum Ratings	
	6.2	ESD Ratings	4
	6.3	Recommended Operating Conditions	4
	6.4	Thermal Information	4
	6.5	Electrical Characteristics	5
	6.6	Typical Characteristics	6
7	Deta	ailed Description	10
	7.1	Overview	10
	7.2	Functional Block Diagram	10
	7.3	Feature Description	10
	7.4	Device Functional Modes	11
8	Арр	blication and Implementation	12

	8.1	Application Information	12
	8.2	Typical Application	12
9	Pow	er Supply Recommendations	13
	9.1	Power Dissipation	13
10	Lay	out	14
	10.1	Layout Guidelines	14
	10.2	Layout Example	14
	10.3	Thermal Consideration	14
11	Dev	ice and Documentation Support	15
	11.1	Device Support	15
	11.2	Documentation Support	15
	11.3	Receiving Notification of Documentation Updates	15
	11.4	Community Resources	15
	11.5	Trademarks	15
	11.6	Electrostatic Discharge Caution	15
	11.7	Glossary	15
12	Mec	hanical, Packaging, and Orderable	
		mation	16


# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
March 2017	*	Initial release.



# 5 Pin Configuration and Functions



#### **Pin Functions**

	PIN	1/0	DESCRIPTION	
NO.	NAME	1/0	DESCRIPTION	
1	IN	I	Input pin. A small, 1-μF ceramic capacitor is recommended from this pin to ground to assure stability and good transient performance. See the <i>Input and Output Capacitor Requirements</i> in the <i>Application Information</i> section for more details.	
2	GND	—	bund pin	
3	EN	I	Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode and reduces operating current to 1 $\mu$ A, nominal.	
4	NC	_	No connection. This pin can be tied to ground to improve thermal dissipation.	
5	OUT	0	Regulated output voltage pin. A small, 1-µF ceramic capacitor is needed from this pin to ground to assure stability. See the <i>Input and Output Capacitor Requirements</i> in the <i>Application Information</i> section for more details.	

# 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage <sup>(2)</sup>	IN, EN, OUT	-0.3	6	V
Current (source)	OUT	Internal	y limited	
Output short-circuit durat	ion	Indefinite		
Total continuous power d	lissipation	See Therma	l Information	
Tomporoturo	Operating virtual junction, T <sub>J</sub>	-55	150	°C
Temperature	Storage, T <sub>stg</sub>	-55	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

(2) All voltages are with respect to the network ground terminal.

#### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>IN</sub>	Input voltage range	2	5.5	V
V <sub>OUT</sub>	Output voltage range	1.2	4.8	V
I <sub>OUT</sub>	Output current	0	300	mA

#### 6.4 Thermal Information

		TLV703	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	UNIT
		5 PINS	
$R_{ heta JA}$	Junction-to-ambient thermal resistance	254.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	143.9	°C/W
$R_{\thetaJB}$	Junction-to-board thermal resistance	58.0	°C/W
ΨJT	Junction-to-top characterization parameter	25.3	°C/W
Ψјв	Junction-to-board characterization parameter	56.6	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Electrical Characteristics

at  $V_{IN} = V_{OUT(nom)} + 0.5$  V or 2 V (whichever is greater),  $I_{OUT} = 10$  mA,  $V_{EN} = 0.9$  V,  $C_{OUT} = 1$   $\mu$ F, and  $T_J = -40^{\circ}$ C to +125°C (unless otherwise noted); typical values are at  $T_J = 25^{\circ}$ C


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range		2		5.5	V
V <sub>OUT</sub>	DC output accuracy	–40°C ≤ T <sub>J</sub> ≤ 125°C	-2%	0.5%	2%	
$\Delta V_{OUT(\Delta VIN)}$	Line regulation	$V_{OUT(nom)}$ + 0.5 V $\leq$ V <sub>IN</sub> $\leq$ 5.5 V, I <sub>OUT</sub> = 10 mA		1	5	mV
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation	0 mA ≤ I <sub>OUT</sub> ≤ 300 mA		1	15	mV
V <sub>DO</sub>	Dropout voltage <sup>(1)</sup>	$V_{IN} = 0.98 \times V_{OUT(nom)}, I_{OUT} = 300 \text{ mA}$		260	375	mV
I <sub>CL</sub>	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(nom)}$	320	500	860	mA
	Cround ain ourreat	I <sub>OUT</sub> = 0 mA		35	55	
I <sub>GND</sub>	Ground pin current	$I_{OUT} = 300 \text{ mA}, V_{IN} = V_{OUT} + 0.5 \text{ V}$		370		μA
		$V_{EN} \le 0.4 \text{ V}, V_{IN} = 2 \text{ V}$		400		nA
I <sub>SHDN</sub>	Ground pin current (shutdown)	$V_{EN} \le 0.4 \text{ V}, 2 \text{ V} \le V_{IN} \le 4.5 \text{ V}, T_{J} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$		1	2	μA
PSRR	Power-supply rejection ratio	V <sub>IN</sub> = 2.3 V, V <sub>OUT</sub> = 1.8 V, I <sub>OUT</sub> = 10 mA, f = 1 kHz		68		dB
V <sub>n</sub>	Output noise voltage	BW = 100 Hz to 100 kHz, V <sub>IN</sub> = 2.3 V, V <sub>OUT</sub> = 1.8 V, I <sub>OUT</sub> = 10 mA		48		$\mu V_{RMS}$
t <sub>STR</sub>	Start-up time <sup>(2)</sup>	$C_{OUT} = 1 \ \mu F$ , $I_{OUT} = 300 \ mA$		100		μs
V <sub>EN(high)</sub>	Enable pin high (enabled)		0.9		V <sub>IN</sub>	V
V <sub>EN(low)</sub>	Enable pin low (disabled)		0		0.4	V
I <sub>EN</sub>	Enable pin current	$V_{IN} = V_{EN} = 5.5 V$		0.04		μA
UVLO	Undervoltage lockout	V <sub>IN</sub> rising		1.9		V
<b>-</b>		Shutdown, temperature increasing		165		°C
T <sub>sd</sub>	Thermal shutdown temperature	Reset, temperature decreasing		145		Ĵ
TJ	Operating junction temperature		-40		125	°C

(1)  $V_{DO}$  is measured for devices with  $V_{OUT(nom)} \ge 2.35$  V. (2) Start-up time = time from EN assertion to 0.98 ×  $V_{OUT(nom)}$ .




## 6.6 Typical Characteristics


over operating temperature range ( $T_J = -40^{\circ}C$  to +125°C),  $V_{IN} = V_{OUT(nom)} + 0.5$  V or 2 V, whichever is greater,  $I_{OUT} = 10$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1 \ \mu$ F (unless otherwise noted); typical values are at  $T_J = 25^{\circ}C$ 





## **Typical Characteristics (continued)**








TLV703 SBVS305 – MARCH 2017

www.ti.com

# **Typical Characteristics (continued)**


over operating temperature range ( $T_J = -40^{\circ}C$  to +125°C),  $V_{IN} = V_{OUT(nom)} + 0.5$  V or 2 V, whichever is greater,  $I_{OUT} = 10$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1 \ \mu$ F (unless otherwise noted); typical values are at  $T_J = 25^{\circ}C$ 





## **Typical Characteristics (continued)**

over operating temperature range ( $T_J = -40^{\circ}C$  to +125°C),  $V_{IN} = V_{OUT(nom)} + 0.5$  V or 2 V, whichever is greater,  $I_{OUT} = 10$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1 \ \mu$ F (unless otherwise noted); typical values are at  $T_J = 25^{\circ}C$ 






## 7 Detailed Description

#### 7.1 Overview

The TLV703 series of low-dropout (LDO) linear regulators are low quiescent current devices with excellent line and load transient performance. These LDOs are designed for power-sensitive applications. A precision band-gap and error amplifier provides overall 2% accuracy. Low output noise, very high power-supply rejection ratio (PSRR), and low dropout voltage make this series of devices ideal for most battery-operated handheld equipment. All device versions have integrated thermal shutdown, current limit, and undervoltage lockout (UVLO).

#### 7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

#### 7.3 Feature Description

#### 7.3.1 Internal Current Limit

The TLV703 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of the output voltage. In such a case, the output voltage is not regulated, and is  $V_{OUT} = I_{CL} \times R_{LOAD}$ . The PMOS pass transistor dissipates ( $V_{IN} - V_{OUT}$ ) ×  $I_{CL}$  until thermal shutdown is triggered and the device turns off. As the device cools, the internal thermal shutdown circuit turns the device back on. If the fault condition continues, the device cycles between current limit and thermal shutdown; see the *Thermal Consideration* section for more details.

The PMOS pass element in the TLV703 has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended.

#### 7.3.2 Shutdown

The enable pin (EN) is active high. The device is enabled when voltage at the EN pin goes above 0.9 V. The device is turned off when the EN pin is held at less than 0.4 V. When shutdown capability is not required, EN can be connected to the IN pin.



#### 7.3.3 Dropout Voltage

The TLV703 uses a PMOS pass transistor to achieve low dropout. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is in the linear (triode) region of operation and the input-to-output resistance is the  $R_{DS(on)}$  of the PMOS pass element.  $V_{DO}$  scales approximately with output current because the PMOS device functions as a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded when  $(V_{IN} - V_{OUT})$  approaches dropout. Figure 12 illustrates this effect.

#### 7.3.4 Undervoltage Lockout (UVLO)

The TLV703 uses a UVLO circuit to keep the output shut off until internal circuitry is operating properly.

#### 7.4 Device Functional Modes

#### 7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is greater than the nominal output voltage added to the dropout voltage
- The output current is less than the current limit
- The input voltage is greater than the UVLO voltage

#### 7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in a triode state and no longer regulates the output voltage of the LDO. Line or load transients in dropout can result in large output voltage deviations.

Table 1 lists the conditions that lead to the different modes of operation.

OPERATING MODE	PARAMETER		
OPERATING MODE	V <sub>IN</sub>	Ι <sub>ουτ</sub>	
Normal mode	V <sub>IN</sub> > V <sub>OUT (nom)</sub> + V <sub>DO</sub>	I <sub>OUT</sub> < I <sub>CL</sub>	
Dropout mode	V <sub>IN</sub> < V <sub>OUT (nom)</sub> + V <sub>DO</sub>	I <sub>OUT</sub> < I <sub>CL</sub>	
Current limit	V <sub>IN</sub> > UVLO	I <sub>OUT</sub> > I <sub>CL</sub>	

#### Table 1. Device Functional Mode Comparison

## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TLV703 belongs to a family of next-generation value LDO regulators. These devices consume low quiescent current and deliver excellent line and load transient performance. These characteristics, combined with low noise and very good PSRR with little ( $V_{IN} - V_{OUT}$ ) headroom, make this family of devices ideal for portable RF applications. This family of regulators offers current limit and thermal protection, and is specified from -40°C to +125°C.

#### 8.2 Typical Application




Figure 22. Typical Application Circuit

#### 8.2.1 Design Requirements

Table 2 lists the design parameters.

5				
PARAMETER	DESIGN REQUIREMENT			
Input voltage	2.5 V to 3.3 V			
Output voltage	1.8 V			
Output current	100 mA			

#### **Table 2. Design Parameters**

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Input and Output Capacitor Requirements

1-μF X5R- and X7R-type ceramic capacitors are recommended because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.

However, the TLV703 is designed to be stable with an *effective capacitance* of 0.1  $\mu$ F or larger at the output. Thus, the device is stable with capacitors of other dielectric types as well, as long as the effective capacitance under operating bias voltage and temperature is greater than 0.1  $\mu$ F. In addition to allowing the use of lower-cost dielectrics, this capability of being stable with 0.1- $\mu$ F effective capacitance also enables the use of smaller footprint capacitors that have higher derating in size- and space-constrained applications.

Using a 0.1- $\mu$ F rated capacitor at the output of the LDO does not ensure stability because the effective capacitance under the specified operating conditions must not be less than 0.1  $\mu$ F. Maximum ESR must be less than 200 m $\Omega$ .




Although an input capacitor is not required for stability, good analog design practice is to connect a 0.1- $\mu$ F to 1- $\mu$ F, low ESR capacitor across the IN pin and GND pin of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located close to the power source. If source impedance is more than 2  $\Omega$ , a 0.1- $\mu$ F input capacitor may be necessary to ensure stability.

#### 8.2.2.2 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude but increases the duration of the transient response.

#### 8.2.3 Application Curves



# 9 Power Supply Recommendations

Connect a low output impedance power supply directly to the IN pin of the TLV703. Inductive impedances between the input supply and the IN pin can create significant voltage excursions at the IN pin during start-up or load transient events.

#### 9.1 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed-circuit-board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air; see the *Thermal Information* section for thermal performance on the TLV703 evaluation module (EVM). The EVM is a two-layer board with two ounces of copper per side.

Power dissipation depends on input voltage and load conditions. Equation 1 shows that power dissipation ( $P_D$ ) is equal to the product of the output current and the voltage drop across the output pass element.

$$\mathsf{P}_{\mathsf{D}} = (\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}) \times \mathsf{I}_{\mathsf{OUT}}$$

(1)

# 10 Layout

#### **10.1 Layout Guidelines**

Place input and output capacitors as close to the device pins as possible. To improve ac performance (such as PSRR, output noise, and transient response), TI recommends designing the board with separate ground planes for  $V_{IN}$  and  $V_{OUT}$  with the ground plane connected only at the GND pin of the device. In addition, connect the ground connection for the output capacitor directly to the GND pin of the device. High ESR capacitors can degrade PSRR performance.

#### 10.2 Layout Example




Figure 25. Example Layout

#### **10.3 Thermal Consideration**

Thermal protection disables the output when the junction temperature rises to approximately 165°C, allowing the device to cool. When the junction temperature cools to approximately 145°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, thus protecting the regulator from damage resulting from overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, limit junction temperature to 125°C maximum.

To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

The internal protection circuitry of the TLV703 is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the TLV703 into thermal shutdown degrades device reliability.

**NSTRUMENTS** 

FXAS



# 11 Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Development Support

#### 11.1.2 Device Nomenclature

#### Table 3. Ordering Information<sup>(1)</sup>

PRODUCT	V <sub>OUT</sub> <sup>(2)</sup>
	<ul><li>XX is nominal output voltage (for example, 28 = 2.8 V).</li><li>YYY is the package designator.</li><li>Z is tape and reel quantity (R = 3000).</li></ul>

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

(2) Output voltages from 1.2 V to 4.8 V in 50-mV increments are available. Contact factory for details and availability.

#### **11.2 Documentation Support**

#### 11.2.1 Related Documentation

For related documentation see the following:

Using the TLV700xxEVM-503 Evaluation Module

#### **11.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **11.4 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration

among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.5 Trademarks

E2E is a trademark of Texas Instruments.

Bluetooth is a registered trademark of Bluetooth SIG.

ZigBee is a registered trademark of the ZigBee Alliance.

All other trademarks are the property of their respective owners.

#### **11.6 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.7 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



2-Dec-2017

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV70310DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	1F4Q	Samples
TLV70311DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	1F1Q	Samples
TLV70312DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	1ECQ	Samples
TLV70313DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	1G5Q	Samples
TLV70315DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	1EDQ	Samples
TLV70318DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	1AZE	Samples
TLV70325DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	1EEQ	Samples
TLV70327DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	1EXQ	Samples
TLV70328DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	1B3E	Samples
TLV70329DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	1EZQ	Samples
TLV70330DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	119Q	Samples
TLV70333DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	1AHQ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.



# PACKAGE OPTION ADDENDUM

2-Dec-2017

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV70310DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV70311DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV70312DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV70313DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV70315DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV70318DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV70325DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV70327DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV70328DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV70329DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV70330DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV70333DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

1-Dec-2017



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV70310DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV70311DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV70312DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV70313DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV70315DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV70318DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV70325DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV70327DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV70328DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV70329DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV70330DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV70333DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0

# DBV 5

# **GENERIC PACKAGE VIEW**

# SOT-23 - 1.45 mm max height SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated