

[Order](http://www.ti.com/product/TLA2528?dcmp=dsproject&hqs=sandbuy&#samplebuy) Now

[TLA2528](http://www.ti.com/product/tla2528?qgpn=tla2528) SBAS961 –MAY 2019

TLA2528 Small, 8-Channel, 12-Bit ADC With I ²C Interface and GPIOs

Technical [Documents](http://www.ti.com/product/TLA2528?dcmp=dsproject&hqs=td&#doctype2)

1 Features

- Small package size:
	- $-$ 3-mm \times 3-mm WQFN
- 8 channels configurable as any combination of:
	- Up to 8 analog inputs, digital inputs, or digital outputs
- • GPIOs for I/O expansion:
	- Open-drain, push-pull digital outputs
- Wide operating ranges:
	- AVDD: 2.35 V to 5.5 V
	- DVDD: 1.65 V to 5.5 V
	- $-$ -40°C to +85°C temperature range
- \bullet I²C interface:
	- Up to 3.4 MHz (high speed)
	- 8 configurable l²C addresses
- Programmable averaging filters:
	- Programmable sample size for averaging
	- Averaging with internal conversions
	- 16-bit resolution for average output

2 Applications

Tools & [Software](http://www.ti.com/product/TLA2528?dcmp=dsproject&hqs=sw&#desKit)

- Supervisory functions
- Portable instrumentation
- Telecommunication infrastructure
- Power-supply monitoring

3 Description

The TLA2528 is an easy-to-use, 8-channel, multiplexed, 12-bit, successive approximation register analog-to-digital converter (SAR ADC). The eight channels can be independently configured as either analog inputs, digital inputs, or digital outputs. The device has an internal oscillator for ADC conversion processes.

Support & **[Community](http://www.ti.com/product/TLA2528?dcmp=dsproject&hqs=support&#community)**

 22

The TLA2528 communicates via an l²C-compatible interface and supports standard-mode (100 kHz), fast-mode (400 kHz), fast-mode plus (1 MHz), and high-speed mode (3.4 MHz). Up to eight l²C addresses can be selected for the TLA2528 by connecting a resistor on the ADDR pin.

Device Information[\(1\)](#page-0-0)

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Controller

Controller

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

5 Pin Configuration and Functions

Pin Functions

(1) $AI =$ analog input, $DI =$ digital input, and $DO =$ digital output.

6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) AINx/GPIOx refers to pins 1, 2, 3, 4, 5, 6, 15, and 16.

(3) Pin current must be limited to 10mA or less.

6.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

(1) AINx refers to AIN0, AIN1, AIN2, AIN3, AIN4, AIN5, AIN6, and AIN7.

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the [Semiconductor](http://www.ti.com/lit/SPRA953) and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

at AVDD = 5 V, DVDD = 1.65 V to 5.5 V, and maximum throughput (unless otherwise noted); minimum and maximum values at $T_A = -40^{\circ}$ C to +85°C; typical values at $T_A = 25^{\circ}$ C.

[TLA2528](http://www.ti.com/product/tla2528?qgpn=tla2528)

6.6 I ²C Timing Requirements

(1) Bus load (C_B) consideration; C_B ≤ 400 pF for f_{SCL} ≤ 1 MHz; C_B < 100 pF for f_{SCL} = 3.4 MHz.

6.7 Timing Requirements

at AVDD = 2.35 V to 5 V, DVDD = 1.65 V to 5.5 V, and maximum throughput (unless otherwise noted); minimum and maximum values at $T_A = -40^{\circ}C$ to +85°C; typical values at $T_A = 25^{\circ}C$.

6.8 I ²C Switching Characteristics

6.9 Switching Characteristics

at AVDD = 2.35 V to 5 V, DVDD = 1.65 V to 5.5 V, and maximum throughput (unless otherwise noted); minimum and maximum values at T_A = –40°C to +85°C; typical values at T_A = 25°C.

(1) RST bit is automatically reset to 0b after t_{RST} .

NOTE: $S = start$, $Sr = repeated start$, and $P = stop$.

7 Detailed Description

7.1 Overview

The TLA2528 is a small, eight-channel, multiplexed, 12-bit, analog-to-digital converter (ADC) with an I²Ccompatible serial interface. The eight channels of the TLA2528 can be individually configured as either analog inputs, digital inputs, or digital outputs. The device uses an internal oscillator for conversion. The analog input channel selection can be auto-sequenced to simplify the digital interface with the host.

The device features a programmable averaging filter that outputs a 16-bit result for enhanced resolution.

The I²C serial interface supports standard-mode, fast-mode, fast-mode plus, and high-speed mode.

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 Multiplexer and ADC

The eight channels of the multiplexer can be independently configured as ADC inputs or general-purpose inputs/outputs (GPIOs). [Figure](#page-8-1) 2 shows that each input pin has electrostatic discharge (ESD) protection diodes to AVDD and GND. On power-up or after device reset, all eight multiplexer channels are configured as analog inputs.

[Figure](#page-8-1) 2 shows an equivalent circuit for pins configured as analog inputs. The ADC sampling switch is represented by an ideal switch (SW) in series with the resistor, R_{SW} (typically 150 Ω), and the sampling capacitor, C_{SH} (typically 12 pF).

Figure 2. Analog Inputs, GPIOs, and ADC Connections

During acquisition, the SW switch is closed to allow the signal on the selected analog input channel to charge the internal sampling capacitor. During conversion, the SW switch is opened to disconnect the analog input channel from the sampling capacitor.

The multiplexer channels can be configured as GPIOs in the PIN_CFG register. The direction of a GPIO (either as an input or an output) can be set in the GPIO_CFG register. The logic level on the channels configured as digital inputs can be read from the GPI_VALUE register. The digital outputs can be accessed by writing to the GPO_OUTPUT_VALUE register. The digital outputs can be configured as either open-drain or push-pull in the GPO_DRIVE_CFG register.

7.3.2 Reference

The device uses the analog supply voltage (AVDD) as a reference for the analog-to-digital conversion process. TI recommends connecting a 1-µF, low-equivalent series resistance (ESR) ceramic decoupling capacitor between the AVDD and GND pins.

7.3.3 ADC Transfer Function

The ADC output is in straight binary format. [Equation](#page-8-2) 1 computes the ADC resolution:

1 LSB = $V_{REF} / 2^N$

where:

- \bullet V_{REF} = AVDD
- $N = 12$ (1)

[Figure](#page-9-0) 3 and [Table](#page-9-1) 1 detail the transfer characteristics for the device.

EXAS NSTRUMENTS

Feature Description (continued)

Figure 3. Ideal Transfer Characteristics

7.3.4 ADC Offset Calibration

The variation in ADC offset error resulting from changes in temperature or AVDD can be calibrated by setting the CAL bit in the GENERAL_CFG register. The CAL bit is reset to 0 after calibration. The host can poll the CAL bit to check the ADC offset calibration completion status.

7.3.5 I ²C Address Selector

The I²C address for the device is determined by connecting external resistors on the ADDR pin. The device address is determined at power-up based on the resistor values. The device retains this address until the next power-up event, until the next device reset, or until the device receives a command to program its own address. [Figure](#page-9-2) 4 shows a connection diagram for the ADDR pin and [Table](#page-10-0) 2 lists the resistor values for selecting different addresses of the device.

Figure 4. External Resistor Connection Diagram for the ADDR Pin

Table 2. I ²C Address Selection

(1) Tolerance for R1, R2 $\leq \pm 5\%$.

 (2) DNP = Do not populate.

7.3.6 Programmable Averaging Filter

The ADS7138 features a built-in oversampling (OSR) function that can be used to average several samples. The averaging filter can be enabled by programming the OSR[2:0] bits in the OSR_CFG register. The averaging filter configuration is common to all analog input channels. [Figure](#page-10-1) 5 shows that the averaging filter module output is 16 bits long. In the manual conversion mode and auto-sequence mode, only the first conversion for the selected analog input channel must be initiated by the host; see the *[Manual](#page-13-0) Mode* and *[Auto-Sequence](#page-14-0) Mode* sections. As shown in [Figure](#page-10-1) 5, any remaining conversions for the selected averaging factor are generated internally. The time required to complete the averaging operation is determined by the sampling speed and number of samples to be averaged. As shown in [Figure](#page-10-1) 5, the 16-bit result can be read out after the averaging operation completes.

In [Figure](#page-10-1) 5, SCL is stretched by the device after the start of conversions until the averaging operation is complete.

If SCL stretching is not required during averaging, enable the statistics registers by setting STATS_EN to 1b and initiate conversions by writing 1b to the CNVST bit. The OSR_DONE bit in the SYSTEM_STATUS register can be polled to check the averaging completion status. When using the CNVST bit to initiate conversion, the result can be read in the RECENT CHx LSB and RECENT CHx MSB registers.

[Equation](#page-10-2) 2 provides the LSB value of the 16-bit average result.

$$
1 \text{ LSB} = \frac{AVDD}{2^{16}}
$$

(2)

7.3.7 General-Purpose I/Os (GPIOs)

The eight channels of the TLA2528 can be independently configured as analog inputs, digital inputs, or digital outputs. [Table](#page-11-0) 3 describes how the PIN_CFG and GPIO_CFG registers can be used to configure the channels.

EXAS NSTRUMENTS

Table 3. Configuring Channels as Analog Inputs or GPIOs

The digital outputs can be configured to logic 1 or 0 by writing to the GPO_OUTPUT_VALUE register. Reading the GPI_VALUE register returns the logic level for all channels configured as digital inputs.

7.3.8 Oscillator and Timing Control

The device uses an internal oscillator for conversions. When using the averaging module, the host initiates the first conversion and all subsequent conversions are generated internally by the device. However, in the autonomous mode of operation, the start of the conversion signal is generated by the device. [Table](#page-11-1) 4 shows that when the device generates the start of the conversion, the sampling rate is controlled by the OSC_SEL and CLK_DIV[3:0] register fields.

CLK_DIV[3:0]	OSC SEL = 0		OSC __ SEL = 1	
	SAMPLING FREQUENCY, f _{CYCLE} (kSPS)	CYCLE TIME, t_{CYCLE} (µs)	SAMPLING FREQUENCY, fCYCLE (kSPS)	CYCLE TIME, t_{CYCLE} (μs)
0000b	1000		31.25	32
0001b	666.7	1.5	20.83	48
0010b	500	$\overline{2}$	15.63	64
0011b	333.3	3	10.42	96
0100b	250	4	7.81	128
0101b	166.7	6	5.21	192
0110b	125	8	3.91	256
0111b	83	12	2.60	384
1000b	62.5	16	1.95	512
1001b	41.7	24	1.3	768
1010b	31.3	32	0.98	1024
1011b	20.8	48	0.65	1536
1100b	15.6	64	0.49	2048
1101b	10.4	96	0.33	3072

Table 4. Configuring Sampling Rate for Internal Conversion Start Control

The conversion time of the device (see t_{CONV} in the *Switching [Characteristics](#page-6-0)* table) is independent of the OSC_SEL and CLK_DIV[3:0] configuration.

7.3.9 Output Data Format

[Figure](#page-12-1) 6 illustrates various I²C frames for reading data.

- Read the ADC conversion result: Two 8-bit I^2C packets are required (frame A).
- Read the averaged conversion result: Two 8-bit I^2C packets are required (frame B).
- Read data with the channel ID or status flags appended: The 4-bit channel ID or status flags can be appended to the 12-bit ADC result by configuring the APPEND_STATUS field in the GENERAL_CFG register. The status flags can be used to detect if a CRC error is detected and if an alert condition is detected by the digital window comparator. When the channel ID is or status flags are appended to the 12-bit ADC data, two I ²C packets are required (frame C). If the channel ID is or status flags are appended to the 16-bit average result, three I^2C frames are required (frame D).

Figure 6. Data Frames for Reading Data

7.3.10 I ²C Protocol Features

7.3.10.1 General Call

On receiving a general call (00h), the device provides an acknowledge (ACK).

7.3.10.2 General Call With Software Reset

On receiving a general call (00h) followed by a software reset (06h), the device resets itself.

7.3.10.3 General Call With a Software Write to the Programmable Part of the Slave Address

On receiving a general call (00h) followed by 04h, the device reevaluates its own I²C address configured by the ADDR pin. During this operation, the device does not respond to other I²C commands except the general-call command.

7.3.10.4 Configuring the Device for High-Speed I ²C Mode

The device can be configured in high-speed I^2C mode by providing an I^2C frame with one of these codes: 0x09, 0x0B, 0x0D, or 0x0F.

After receiving one of these codes, the device sets the I2C_HIGH_SPEED bit in the SYSTEM_STATUS register and remains in high-speed I^2C mode until a STOP condition is received in an I^2C frame.

7.4 Device Functional Modes

[Table](#page-12-2) 5 lists the functional modes supported by the TLA2528.

Table 5. Functional Modes

The device powers up in manual mode (see the *[Manual](#page-13-0) Mode* section) and can be configured into any mode listed in [Table](#page-12-2) 5 by writing the configuration registers for the desired mode.

7.4.1 Device Power-Up and Reset

On power-up, the device calculates the address from the resistors connected on the ADDR pin and the BOR bit is set, thus indicating a power-cycle or reset event.

The device can be reset by an I²C general call (00h) followed by a software reset (06h), by setting the RST bit, or by recycling the power on the AVDD pin.

7.4.2 Manual Mode

Manual mode allows the external host processor to directly select the analog input channel. [Figure](#page-13-1) 7 lists the steps for operating the device in manual mode.

Manual mode with channel selection using register write

Figure 7. Device Operation in Manual Mode

Provide an I²C start or restart frame to initiate a conversion, as shown in the conversion start frame of [Figure](#page-13-2) 8, after configuring the device registers. ADC data can be read in subsequent I²C frames. The number of I²C frames required to read conversion data depends on the output data frame size; see the *Output Data [Format](#page-11-2)* section for more details. A new conversion is initiated on the ninth falling edge of SCL (ACK bit) when the last byte of output data is read.

www.ti.com SBAS961 –MAY 2019

7.4.3 Auto-Sequence Mode

In auto-sequence mode, the internal channel sequencer switches the multiplexer to the next analog input channel after every conversion. The desired analog input channels can be configured for sequencing in the AUTO_SEQ_CHSEL register. To enable the channel sequencer, set SEQ_START to 1b. After every conversion, the channel sequencer switches the multiplexer to the next analog input in ascending order. To stop the channel sequencer from selecting channels, set SEQ_START to 0b. [Figure](#page-14-1) 9 lists the conversion start and read frames for auto-sequence mode.

Figure 9. Device Operation in Auto-Sequence Mode

[TLA2528](http://www.ti.com/product/tla2528?qgpn=tla2528)

7.5 Programming

[Table](#page-15-2) 6 provides the acronyms for different conditions in an I²C frame. Table 7 lists the various command opcodes.

Table 6. I ²C Frame Acronyms

Table 7. Opcodes for Commands

7.5.1 Reading Registers

The I²C master can either read a single register or a continuous block registers from the device, as described in the *Single [Register](#page-15-3) Read* and *Reading a [Continuous](#page-16-0) Block of Registers* sections.

7.5.1.1 Single Register Read

To read a single register from the device, the I²C master must provide an I²C command with three frames to set the register address for reading data. [Table](#page-15-2) 7 lists the opcodes for different commands. After this command is provided, the I²C master must provide another I²C frame (as shown in [Figure](#page-15-4) 10) containing the device address and the read bit. After this frame, the device provides the register data. The device provides the same register data even if the host provides more clocks. To end the register read command, the master must provide a STOP or a RESTART condition in the I²C frame.

NOTE: $S = start$, $Sr = repeated start$, and $P = stop$.

Figure 10. Reading Register Data

7.5.1.2 Reading a Continuous Block of Registers

To read a continuous block of registers, the I^2C master must provide an I^2C command to set the register address. The register address is the address of the first register in the block that must be read. After this command is provided, the I²C master must provide another I²C frame, as shown in [Figure](#page-16-1) 11, containing the device address and the read bit. After this frame, the device provides the register data. The device provides data for the next register when more clocks are provided. When data are read from addresses that do not exist in the register map of the device, the device returns zeros. If the device does not have any further registers to provide data on, the device provide zeros. To end the register read command, the master must provide a STOP or a RESTART condition in the I²C frame.

NOTE: $S = start$, $Sr = repeated start$, and $P = stop$.

7.5.2 Writing Registers

The I²C master can either write a single register or a continuous block of registers to the device, set a few bits in a register, or clear a few bits in a register.

7.5.2.1 Single Register Write

Address W A 0011 0000b A Register Minimal Block of Register S R A Register Data Information device Data from host to device Data from host books

NOTE: S = start, Sr = repeated start, and P = stop.

Figure 11. Reading a C To write a single register from the device, as shown in [Figure](#page-16-2) 12, the I²C master must provide an I²C command with four frames. The register address is the address of the register that must be written and the register data is the value that must be written. [Table](#page-15-2) 7 lists the opcodes for different commands. To end the register write command, the master must provide a STOP or a RESTART condition in the I^2C frame.

Figure 12. Writing a Single Register

7.5.2.2 Set Bit

The I²C master must provide an I²C command with four frames, as shown in [Figure](#page-16-2) 12, to set bits in a register without changing the other bits. The register address is the address of the register that the bits must set and the register data is the value representing the bits that must be set. Bits with a value of 1 in the register data are set and bits with a value of 0 in the register data are not changed. [Table](#page-15-2) 7 lists the opcodes for different commands. To end this command, the master must provide a STOP or RESTART condition in the I²C frame.

7.5.2.3 Clear Bit

The I²C master must provide an I²C command with four frames, as shown in [Figure](#page-16-2) 12, to clear bits in a register without changing the other bits. The register address is the address of the register that the bits must clear and the register data is the value representing the bits that must be cleared. Bits with a value of 1 in the register data are cleared and bits with a value of 0 in the register data are not changed. [Table](#page-15-2) 7 lists the opcodes for different commands. To end this command, the master must provide a STOP or a RESTART condition in the I²C frame.

7.5.2.4 Writing a Continuous Block of Registers

The I²C master must provide an I²C command, as shown in [Figure](#page-17-0) 13, to write a continuous block of registers. The register address is the address of the first register in the block that must be written. The I²C master must provide data for registers in subsequent I²C frames in an ascending order of register addresses. Writing data to addresses that do not exist in the register map of the device have no effect. [Table](#page-15-2) 7 lists the opcodes for different commands. If the data provided by the ¹²C master exceeds the address space of the device, the device ignores the data beyond the address space. To end the register write command, the master must provide a STOP or a RESTART condition in the I²C frame.

NOTE: $S = start$, $Sr = repeated start$, and $P = stop$.

www.ti.com SBAS961 –MAY 2019

7.6 TLA2528 Registers

[Table](#page-18-1) 8 lists the TLA2528 registers. All register offset addresses not listed in [Table](#page-18-1) 8 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. [Table](#page-18-3) 9 shows the codes that are used for access types in this section.

Table 9. TLA2528 Access Type Codes

7.6.1 SYSTEM_STATUS Register (Address = 0x0) [reset = 0x80]

SYSTEM_STATUS is shown in [Figure](#page-19-1) 14 and described in [Table](#page-19-2) 10.

Return to the [Summary](#page-18-1) Table.

[TLA2528](http://www.ti.com/product/tla2528?qgpn=tla2528)

Figure 14. SYSTEM_STATUS Register

Table 10. SYSTEM_STATUS Register Field Descriptions

7.6.2 GENERAL_CFG Register (Address = 0x1) [reset = 0x0]

GENERAL_CFG is shown in [Figure](#page-19-3) 15 and described in [Table](#page-19-4) 11.

Return to the [Summary](#page-18-1) Table.

Figure 15. GENERAL_CFG Register

Table 11. GENERAL_CFG Register Field Descriptions

Table 11. GENERAL_CFG Register Field Descriptions (continued)

7.6.3 DATA_CFG Register (Address = 0x2) [reset = 0x0]

DATA_CFG is shown in [Figure](#page-20-2) 16 and described in [Table](#page-20-3) 12.

Return to the [Summary](#page-18-1) Table.

Table 12. DATA_CFG Register Field Descriptions

7.6.4 OSR_CFG Register (Address = 0x3) [reset = 0x0]

OSR_CFG is shown in [Figure](#page-20-4) 17 and described in [Table](#page-20-5) 13.

Return to the [Summary](#page-18-1) Table.

Figure 17. OSR_CFG Register

7.6.5 OPMODE_CFG Register (Address = 0x4) [reset = 0x0]

OPMODE_CFG is shown in [Figure](#page-21-3) 18 and described in [Table](#page-21-4) 14.

Return to the [Summary](#page-18-1) Table.

Figure 18. OPMODE_CFG Register

Table 14. OPMODE_CFG Register Field Descriptions

7.6.6 PIN_CFG Register (Address = 0x5) [reset = 0x0]

PIN_CFG is shown in [Figure](#page-21-5) 19 and described in [Table](#page-21-6) 15.

Return to the [Summary](#page-18-1) Table.

Figure 19. PIN_CFG Register

Table 15. PIN_CFG Register Field Descriptions

7.6.7 GPIO_CFG Register (Address = 0x7) [reset = 0x0]

GPIO_CFG is shown in [Figure](#page-21-7) 20 and described in [Table](#page-21-8) 16.

Return to the [Summary](#page-18-1) Table.

Figure 20. GPIO_CFG Register

Table 16. GPIO_CFG Register Field Descriptions

ADVANCE INFORMATION

ADVANCE INFORMATION

7.6.8 GPO_DRIVE_CFG Register (Address = 0x9) [reset = 0x0]

GPO_DRIVE_CFG is shown in [Figure](#page-22-4) 21 and described in [Table](#page-22-5) 17.

Return to the [Summary](#page-18-1) Table.

Figure 21. GPO_DRIVE_CFG Register

Table 17. GPO_DRIVE_CFG Register Field Descriptions

7.6.9 GPO_OUTPUT_VALUE Register (Address = 0xB) [reset = 0x0]

GPO_OUTPUT_VALUE is shown in [Figure](#page-22-6) 22 and described in [Table](#page-22-7) 18.

Return to the [Summary](#page-18-1) Table.

Figure 22. GPO_OUTPUT_VALUE Register

Table 18. GPO_OUTPUT_VALUE Register Field Descriptions

7.6.10 GPI_VALUE_LSB Register (Address = 0xD) [reset = 0x0]

GPI_VALUE_LSB is shown in [Figure](#page-22-8) 23 and described in [Table](#page-22-9) 19.

Return to the [Summary](#page-18-1) Table.

Figure 23. GPI_VALUE_LSB Register

Table 19. GPI_VALUE_LSB Register Field Descriptions

7.6.11 SEQUENCE_CFG Register (Address = 0x10) [reset = 0x0]

SEQUENCE_CFG is shown in [Figure](#page-23-2) 24 and described in [Table](#page-23-3) 20.

Return to the [Summary](#page-18-1) Table.

Copyright © 2019, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS961&partnum=TLA2528) Feedback*

ADVANCE INFORMATION

ADVANCE INFORMATION

Figure 24. SEQUENCE_CFG Register

Table 20. SEQUENCE_CFG Register Field Descriptions

7.6.12 CHANNEL_SEL Register (Address = 0x11) [reset = 0x0]

CHANNEL_SEL is shown in [Figure](#page-23-4) 25 and described in [Table](#page-23-5) 21.

Return to the [Summary](#page-18-1) Table.

Figure 25. CHANNEL_SEL Register

Table 21. CHANNEL_SEL Register Field Descriptions

7.6.13 AUTO_SEQ_CHSEL Register (Address = 0x12) [reset = 0x0]

AUTO_SEQ_CHSEL is shown in [Figure](#page-23-6) 26 and described in [Table](#page-24-0) 22.

Return to the [Summary](#page-18-1) Table.

Figure 26. AUTO_SEQ_CHSEL Register

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The two primary circuits required to maximize the performance of a high-precision, successive approximation register (SAR), analog-to-digital converter (ADC) are the input driver and the reference driver circuits. This section details some general principles for designing the input driver circuit, reference driver circuit, and provides some application circuits designed for the TLA2528.

8.2 Typical Applications

8.2.1 Mixed-Channel Configuration

Figure 27. DAQ Circuit: Single-Supply DAQ

8.2.1.1 Design Requirements

The goal of this application is to configure some channels of the TLA2528 as digital inputs, open-drain digital outputs, and push-pull digital outputs.

8.2.1.2 Detailed Design Procedure

The TLA2528 can support GPIO functionality at each input pin. Any analog input pin can be independently configured as a digital input, a digital open-drain output, or a digital push-pull output though the PIN_CFG and GPIO_CFG registers; see [Table](#page-11-0) 3.

8.2.1.2.1 Digital Input

The digital input functionality can be used to monitor a signal within the system. [Figure](#page-26-0) 28 illustrates that the state of the digital input can be read from the GPI_VALUE register.

Typical Applications (continued)

Figure 28. Digital Input

8.2.1.2.2 Digital Open-Drain Output

The channels of the TLA2528 can be configured as digital open-drain outputs supporting an output voltage up to 5.5 V. An open-drain output, as shown in [Figure](#page-26-1) 29, consists of an internal FET (Q) connected to ground. The output is idle when not driven by the device, which means Q is off and the pull-up resistor, $R_{\text{PIII-UP}}$, connects the GPOx node to the desired output voltage. The output voltage can range anywhere up to 5.5 V, depending on the external voltage that the GPIOx is pulled up to. When the device is driving the output, Q turns on, thus connecting the pull-up resistor to ground and bringing the node voltage at GPOx low.

Figure 29. Digital Open-Drain Output

The minimum value of the pullup resistor, as calculated in [Equation](#page-26-2) 3, is given by the ratio of $V_{\text{PIII-UP}}$ and the maximum current supported by the device digital output (5 mA).

$$
R_{\text{MIN}} = (V_{\text{PULL-UP}} / 5 \text{ mA}) \tag{3}
$$

The maximum value of the pullup resistor, as calculated in [Equation](#page-26-3) 4, depends on the minimum input current requirement, I_{LOAD} , of the receiving device driven by this GPIO.

$$
R_{MAX} = (V_{PULL_UP} / I_{LOAD})
$$
 (4)

Select R_{PULL} up such that $R_{\text{MIN}} < R_{\text{PULL}}$ up $< R_{\text{MAX}}$.

Typical Applications (continued)

8.2.1.3 Digital Push-Pull Output

The channels of the TLA2528 can be configured as digital push-pull outputs supporting an output voltage up to AVDD. As shown in [Figure](#page-27-2) 30, a push-pull output consists of two mirrored opposite bipolar transistors, Q1 and Q2. The device can both source and sink current because only one transistor is on at a time (either Q2 is on and pulls the output low, or Q1 is on and sets the output high). A push-pull configuration always drives the line opposed to an open-drain output where the line is left floating.

Figure 30. Digital Push-Pull Output

9 Power Supply Recommendations

9.1 AVDD and DVDD Supply Recommendations

The TLA2528 has two separate power supplies: AVDD and DVDD. The device operates on AVDD; DVDD is used for the interface circuits. For supplies greater than 2.35 V, AVDD and DVDD can be shorted externally if single-supply operation is desired. The AVDD supply also defines the full-scale input range of the device. Decouple the AVDD and DVDD pins individually, as shown in [Figure](#page-27-3) 31, with 1-µF ceramic decoupling capacitors. The minimum capacitor value required for AVDD and DVDD is 200 nF and 20 nF, respectively. If both supplies are powered from the same source, a minimum capacitor value of 220 nF is required for decoupling.

Figure 31. Power-Supply Decoupling

10 Layout

10.1 Layout Guidelines

[Figure](#page-28-3) 32 shows a board layout example for the TLA2528. Avoid crossing digital lines with the analog signal path and keep the analog input signals and the AVDD supply away from noise sources.

Use 1-µF ceramic bypass capacitors in close proximity to the analog (AVDD) and digital (DVDD) power-supply pins. Avoid placing vias between the AVDD and DVDD pins and the bypass capacitors. Connect the GND pin to the ground plane using short, low-impedance paths. The AVDD supply voltage also functions as the reference voltage for the TLA2528. Place the decoupling capacitor (CREF) for AVDD close to the device AVDD and GND pins and connect C_{REF} to the device pins with thick copper tracks.

10.2 Layout Example

11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms](http://www.ti.com/corp/docs/legal/termsofuse.shtml) of [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

TI E2E™ Online [Community](http://e2e.ti.com) *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design [Support](http://support.ti.com/) *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

PACKAGE OUTLINE

RTE0016C WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAS NSTRUMENTS

EXAMPLE BOARD LAYOUT

RTE0016C WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

[TLA2528](http://www.ti.com/product/tla2528?qgpn=tla2528) www.ti.com SBAS961 –MAY 2019

EXAMPLE STENCIL DESIGN

RTE0016C WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the \leq =1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
B. This drawing is subject to change without notice.
	- C. Quad Flatpack, No-leads (QFN) package configuration.
	- The package thermal pad must be soldered to the board for thermal and mechanical performance.
See the Product Data Sheet for details regarding the exposed thermal pad dimensions. ⚠
	- E. Falls within JEDEC MO-220.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html\)](http://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](http://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated