


## N-channel 100 V, 0.02 Ω typ., 10 A STripFET<sup>™</sup> F7 Power MOSFET in a PowerFLAT<sup>™</sup> 5x6 package

Datasheet - production data



#### Figure 1: Internal schematic diagram



### Features

Order code	$V_{\text{DS}}$	R <sub>DS(on)</sub> max.	I <sub>D</sub>	P <sub>TOT</sub>
STL40N10F7	100 V	0.024Ω	10 A	5 W

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent figure of merit (FoM)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness

### **Applications**

• Switching applications

### Description

This N-channel Power MOSFET utilizes STripFET<sup>™</sup> F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STL40N10F7	40N10F7	PowerFLAT <sup>™</sup> 5x6	Tape and reel

This is information on a product in full production.

### Contents

### Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	5
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT 5x6 type R package information	10
	4.2	Packing information	12
5	Revisio	n history	14



### 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V <sub>DS</sub>	Drain-source voltage	100	V	
V <sub>GS</sub>	Gate-source voltage	± 20	V	
اD <sup>(1)</sup>	Drain current (continuous) at T <sub>c</sub> = 25 °C	40	А	
۱ <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at $T_c = 100 \ ^\circ C$	28	А	
ID <sup>(2)</sup>	Drain current (continuous) at $T_c = 25 \text{ °C}$	10	А	
ID <sup>(2)</sup>	Drain current (continuous) at $T_c = 100 \ ^\circ C$	7	А	
I <sub>DM</sub> <sup>(2)(3)</sup>	Drain current (pulsed)	40	А	
P <sub>TOT</sub> <sup>(1)</sup>	Total dissipation at $T_C = 25 \text{ °C}$	70	W	
Ртот	Total dissipation at $T_{pcb}$ = 25 °C	5	W	
Tj	Operating junction temperature	55 to 175	°C	
T <sub>stg</sub>	Storage temperature	-55 to 175 °(		

#### Notes:

 $^{(1)}\mbox{This}$  value is rated according to  $R_{\mbox{thj-c}}$ 

 $^{(2)}\mbox{This}$  value is rated according to  $R_{\mbox{thj-pcb}}$ 

 $^{\rm (3)}{\rm Pulse}$  width limited by safe operating area

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max.	2.08	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb max.	31	°C/W

#### Notes:

 $^{(1)}$ When mounted on FR-4 board of 1 inch<sup>2</sup>, 2oz Cu, t < 10 sec



### 2 Electrical characteristics

 $(T_c = 25 \text{ °C unless otherwise specified})$ 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D$ = 250 µA, $V_{GS}$ = 0 V	100			V
1	Zero gate voltage	V <sub>GS</sub> = 0 V <sub>DS</sub> = 100 V			10	μA
I <sub>DSS</sub>	drain current	$V_{GS}$ = 0 , $V_{DS}$ = 100 V, $T_{C}$ = 125° C			100	μA
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0, V_{GS} = +20 V$			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS}$ = $V_{GS}$ , $I_D$ = 250 $\mu$ A	3		4.5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 10 \text{ A}$		0.02	0.024	Ω

#### Table 4: On/Off states

#### Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1270	-	pF
Coss	Output capacitance	$V_{DS} = 50 \text{ V}, \text{ f} = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$		290	-	pF
C <sub>rss</sub>	Reverse transfer capacitance			24	-	pF
$Q_g$	Total gate charge	$V_{DD} = 50 \text{ V}, I_D = 32 \text{ A},$	-	119	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V (see <i>Figure 14: "Test</i>	-	9	-	nC
$Q_gd$	Gate-drain charge	circuit for gate charge behavior")	-	4.5	-	nC

#### Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 50 \text{ V}, I_D = 16 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see Figure 13: "Test circuit for resistive load switching times")	-	12	-	ns
tr	Rise time		-	17.5	-	ns
$t_{d(off)}$	Turn-off delay time		-	22	-	ns
t <sub>f</sub>	Fall time		-	5.6	-	ns



#### Electrical characteristics


Table 7: Source-drain diode						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain curren		-		32	А
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)	$I_{SD} = 32 \text{ A}, V_{GS} = 0 \text{ V}$			128	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage				1.1	V
t <sub>rr</sub>	Reverse recovery time		-	41		ns
Q <sub>rr</sub>	Reverse recovery charge	$I_{SD} = 32 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$ $V_{DD} = 80 \text{ V}. \text{ T}_{J} = 150^{\circ} \text{ C}$	-	47		nC
I <sub>RRM</sub>	Reverse recovery current		-	2.3		А


#### Notes:

 $^{(1)}\mbox{Pulse}$  width limited by safe operating area

 $^{(2)}$ Pulsed: pulse duration = 300  $\mu s,$  duty cycle 1.5%

### 2.1 Electrical characteristics (curves)










#### **Electrical characteristics**

#### STL40N10F7












#### **Electrical characteristics**






### 3 Test circuits









DocID024671 Rev 3

### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.











7			Package information		
	Table 8: PowerFLAT™ 5	x6 type R mechanical da			
Dim	mm				
Dim.	Min.	Тур.	Max.		
А	0.80		1.00		
A1	0.02		0.05		
A2		0.25			
b	0.30		0.50		
С	5.80	6.00	6.20		
D	5.00	5.20	5.40		
D2	4.15		4.45		
D3	4.05	4.20	4.35		
D4	4.80	5.0	5.20		
D5	0.25	0.4	0.55		
D6	0.15	0.3	0.45		
е		1.27			
E	5.95	6.15	6.35		
E2	3.50		3.70		
E3	2.35		2.55		
E4	0.40		0.60		
E5	0.08		0.28		
E6	0.2	0.325	0.450		
E7	0.75	0.90	1.25		
К	1.275		1.575		
L	0.60		0.80		
L1	0.05	0.15	0.25		
θ	0°		12°		






### 4.2 Packing information



DocID024671 Rev 3








Figure 23: PowerFLAT™ 5x6 reel



#### **Revision history** 5

Table 9: Document revision history

Date	Revis ion	Changes
20-May-2015	1	First release.
02-Nov-2015	2	Document status promoted from preliminary to production data. Modified: $V_{GS(th)}$ values in tab 4. Updated the entire typical values in tab 5, tab 6 and tab7 Added Electrical characteristics (curves) Updated Figure 13, 14, 15 and 16 Minor text changes.
18-Dec-2015	3	Updated title, features and description. Updated <i>Table 2: "Absolute maximum ratings"</i> and <i>Table 4: "On/Off</i> <i>states".</i> Minor text changes.



#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

