
SCAS584M-NOVEMBER 1996-REVISED MARCH 2005

#### **FEATURES**

- Bidirectional Voltage Translator
- 4.5 V to 5.5 V on A Port and 2.7 V to 5.5 V on B Port
- Control Inputs V<sub>IH</sub>/V<sub>IL</sub> Levels Are Referenced to V<sub>CCA</sub> Voltage
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

# DB, DW, NS, OR PW PACKAGE (TOP VIEW)



NC - No internal connection

### **DESCRIPTION/ORDERING INFORMATION**

This 8-bit (octal) noninverting bus transceiver uses two separate power-supply rails. The A port,  $V_{CCA}$ , is dedicated to accepting a 5-V supply level, and the configurable B port, which is designed to track  $V_{CCB}$ , accepts voltages from 3 V to 5 V. This allows for translation from a 3.3-V to a 5-V environment and vice versa.

The SN74LVCC4245A is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so the buses effectively are isolated. The control circuitry (DIR,  $\overline{OE}$ ) is powered by  $V_{CCA}$ .

### **ORDERING INFORMATION**

T <sub>A</sub>	PAC	KAGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SOIC - DW	Tube of 25	SN74LVCC4245ADW	LVCC4245A	
	SOIC - DW	Reel of 2000	SN74LVCC4245ADWR	LVCC4245A	
	SOP – NS Reel of 2000		SN74LVCC4245ANSR	LVCC4245A	
–40°C to 85°C	SSOP - DB	Reel of 2000	SN74LVCC4245ADBR	LG245A	
	TSSOP – PW	Tube of 60 TSSOP – PW Reel of 2000		SN74LVCC4245APW	
				SN74LVCC4245APWR	LG245A
		Reel of 250	SN74LVCC4245APWT		

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

# FUNCTION TABLE (EACH TRANSCEIVER)


INP	UTS	OPERATION
ŌΕ	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### **LOGIC DIAGRAM (POSITIVE LOGIC)**



### **Absolute Maximum Ratings**(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
$V_{CCA}$	Supply voltage range	-0.5	6	V		
		I/O ports (A port)	-0.5	V <sub>CCA</sub> + 0.5		
VI	Input voltage range <sup>(2)</sup>	I/O ports (B port)	-0.5	$V_{CCB} + 0.5$	V	
		Except I/O ports	-0.5	$V_{CCA} + 0.5$		
	Output valtage range (2)	A port	-0.5	V <sub>CCA</sub> + 0.5	V	
V <sub>O</sub>	Output voltage range <sup>(2)</sup>	B port	-0.5	V <sub>CCB</sub> + 0.5		
I <sub>IK</sub>	Input clamp current V <sub>I</sub> < 0			-50	mA	
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA	
Io	Continuous output current			±50	mA	
	Continuous current through V <sub>CCA</sub> , V <sub>CCB</sub> , or C	GND		±100	mA	
		DB package		63		
0	Dealers theread is a dealer (3)	DW package		46	0000	
$\theta_{JA}$	Package thermal impedance (3)	NS package		65	°C/W	
		PW package		88		
T <sub>stg</sub>	Storage temperature range	·	-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> This value is limited to 6 V maximum.

<sup>(3)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



SCAS584M-NOVEMBER 1996-REVISED MARCH 2005

# Recommended Operating Conditions<sup>(1)</sup>

		V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	NOM	MAX	UNIT
$V_{CCA}$	Supply voltage			4.5	5	5.5	V
$V_{CCB}$	Supply voltage			2.7	3.3	5.5	V
	High-level input voltage	4.5 V	2.7 V	2			
$V_{IHA}$		4.5 V	3.6 V	2			V
		5.5 V	5.5 V	2			
		451/	2.7 V	2			
$V_{IHB}$	High-level input voltage	4.5 V	3.6 V	2			V
		5.5 V	5.5 V	3.85			
		4.5 V	2.7 V			0.8	
$V_{ILA}$	Low-level input voltage	4.5 V	3.6 V			0.8	V
		5.5 V	5.5 V			0.8	
	Low-level input voltage	4.5 V	2.7 V			0.8	V
$V_{ILB}$		4.5 V	3.6 V			0.8	
		5.5 V	5.5 V			1.65	
	High-level input voltage (control pins) (referenced to $V_{\text{CCA}}$ )	4.5 V	2.7 V	2			V
$V_{IH}$			3.6 V	2			
		5.5 V	5.5 V	2			
	Low-level input voltage (control pins) (referenced to $V_{CCA}$ )	4.5 V	2.7 V			0.8	V
$V_{IL}$			3.6 V			0.8	
		5.5 V	5.5 V			0.8	
V <sub>IA</sub>	Input voltage			0		$V_{CCA}$	V
V <sub>IB</sub>	Input voltage			0		$V_{CCB}$	V
V <sub>OA</sub>	Output voltage			0		$V_{CCA}$	V
$V_{OB}$	Output voltage			0		$V_{CCB}$	V
I <sub>OHA</sub>	High-level output current	4.5 V	3 V			-24	mA
I <sub>OHB</sub>	High-level output current	4.5 V	2.7 V to 4.5 V			-24	mA
I <sub>OLA</sub>	Low-level output current	4.5 V	3 V			24	mA
I <sub>OLB</sub>	Low-level output current	4.5 V	2.7 V to 4.5 V			24	mA
T <sub>A</sub>	Operating free-air temperature			-40		85	°C

<sup>(1)</sup> All unused inputs of the device must be held at the associated V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Instruments www.ti.com

SCAS584M-NOVEMBER 1996-REVISED MARCH 2005

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PA	ARAMETER	TEST CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	UNIT
V <sub>OHA</sub>		$I_{OH} = -100 \mu A$	4.5 V	3 V	4.4	4.49		<b>V</b>
VOHA		$I_{OH} = -24 \text{ mA}$	4.5 V	3 V	3.76	4.25		V
		$I_{OH} = -100 \mu A$	4.5 V	3 V	2.9	2.99		
		I - 12 mA	4.5 V	2.7 V	2.2	2.5		
V		I <sub>OH</sub> = -12 mA	4.5 V	3 V	2.46	2.85		V
V <sub>OHB</sub>				2.7 V	2.1	2.3		V
		$I_{OH} = -24 \text{ mA}$	4.5 V	3 V	2.25	2.65		
				4.5 V	3.76	4.25		
V		I <sub>OL</sub> = 100 μA	4.5 V	3 V			0.1	V
V <sub>OLA</sub>		I <sub>OL</sub> = 24 mA	4.5 V	3 V		0.21	0.44	V
		I <sub>OL</sub> = 100 μA	4.5 V	3 V			0.1	
		I <sub>OL</sub> = 12 mA	4.5 V	2.7 V		0.11	0.44	
$V_{OLB}$				2.7 V		0.22	0.5	V
		I <sub>OL</sub> = 24 mA	4.5 V	3 V		0.21	0.44	
				4.5 V		0.18	0.44	
	Control inputs	V – V or CND	5 5 V	3.6 V		±0.1	±1	μА
I <sub>I</sub>	Control inputs	$V_I = V_{CCA}$ or GND	5.5 V	5.5 V		±0.1	±1	
$I_{OZ}^{(1)}$	A or B ports	$V_O = V_{CCA/B}$ or GND, $V_I = V_{IL}$ or $V_{IH}$	5.5 V	3.6 V		±0.5	±5	μΑ
		$A_n = V_{CC}$ or GND	5.5 V	Open		8	80	
I <sub>CCA</sub>	B to A	$I_O$ (A port) = 0, $B_n = V_{CCB}$ or GND	5.5 V	3.6 V		8	80	μΑ
		$B_n = V_{CCB}$ of GND	3.5 V	5.5 V		8	80	
	A to B	$A_n = V_{CCA}$ or GND, $I_O$ (B port) = 0	5.5 V	3.6 V		5	50	μΑ
I <sub>CCB</sub>	Alob	$A_n = V_{CCA}$ of GND, $I_0$ (B point) = 0	3.5 V	5.5 V		8	80	μА
	A port	$\frac{V_{I}}{OE}$ = V <sub>CCA</sub> - 2.1 V, Other inputs at V <sub>CCA</sub> or GND, $\overline{OE}$ at GND and DIR at V <sub>CCA</sub>	5.5 V	5.5 V		1.35	1.5	
$\Delta I_{CCA}^{(2)}$	ŌĒ	$V_I = V_{CCA} - 2.1 \text{ V}$ , Other inputs at $V_{CCA}$ or GND, DIR at $V_{CCA}$ or GND	5.5 V	5.5 V		1	1.5	mA
	DIR	$\frac{V_{I} = V_{CCA} - 2.1 \text{ V, Other inputs at } V_{CCA} \text{ or GND,}}{OE}$ at $V_{CCA}$ or GND	5.5 V	3.6 V		1	1.5	
$\Delta I_{CCB}^{(2)}$	B port	$V_{\rm I}$ = $V_{\rm CCB}$ – 0.6 V, Other inputs at $V_{\rm CCB}$ or GND, $\overline{\rm OE}$ at GND and DIR at GND	5.5 V	3.6 V		0.35	0.5	mA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND	Open	Open		5		pF
C <sub>io</sub>	A or B ports	$V_O = V_{CCA/B}$ or GND	5 V	3.3 V		11		pF

 <sup>(1)</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.
 (2) This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or the associated



SCAS584M-NOVEMBER 1996-REVISED MARCH 2005

### **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1 through Figure 4)

PARAMETER	FROM	TO (OUTPUT)	$V_{CCA}$ = 5 V $\pm$ 0.5 V, $V_{CCB}$ = 5 V $\pm$ 0.5 V		$V_{CCA}$ = 5 V $\pm$ 0.5 V, $V_{CCB}$ = 2.7 V to 3.6 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
t <sub>PHL</sub>	Α	В	1	7.1	1	7	nc
t <sub>PLH</sub>	A	Б	1	6	1	7	ns
t <sub>PHL</sub>	В	А	1	6.8	1	6.2	
t <sub>PLH</sub>	Б	A	1	6.1	1	5.3	ns
t <sub>PZL</sub>	ŌĒ	А	1	9	1	9	
t <sub>PZH</sub>	OE		1	8.3	1	8	ns
t <sub>PZL</sub>	ŌĒ	В	1	8.2	1	10	no
t <sub>PZH</sub>	OE	Б	1	8.1	1	10.2	ns
t <sub>PLZ</sub>	ŌĒ	A	1	4.7	1	5.2	
t <sub>PHZ</sub>	OE .	A	1	4.9	1	5.2	ns
t <sub>PLZ</sub>	ŌĒ	В	1	5.4	1	5.4	20
t <sub>PHZ</sub>	OE .	D	1	6.3	1	7.4	ns

### **Operating Characteristics**

 $V_{CCA} = 5 \text{ V}, V_{CCB} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$ 

PARAMETER				CONDITIONS	TYP	UNIT
C <sub>pd</sub> F	Dower dissination conseitance not transcriver	Outputs enabled	0	f = 10 MHz	20	~F
	Power dissipation capacitance per transceiver	Outputs disabled	$C_L = 0$ ,		6.5	p⊦

### Power-Up Considerations(1)


TI level-translation devices offer an opportunity for successful mixed-voltage signal design. A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins. Take these precautions to guard against such power-up problems:

- 1. Connect ground before any supply voltage is applied.
- 2. Power up the control side of the device (V<sub>CCA</sub> for all four of these devices).
- 3. Tie  $\overline{OE}$  to  $V_{CCA}$  with a pullup resistor so that it ramps with  $V_{CCA}$ .
- 4. Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), ramp it with  $V_{CCA}$ . Otherwise, keep DIR low.
- (1) Refer to the TI application report, Texas Instruments Voltage-Level-Translation Devices, literature number SCEA021.







# PARAMETER MEASUREMENT INFORMATION FOR A TO B $V_{\rm CCA}$ = 4.5 V TO 5.5 V AND $V_{\rm CCB}$ = 2.7 V TO 3.6 V



TEST	<b>S</b> 1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	6 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND





VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING


NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{f} \leq$  2.5 ns.  $t_{f} \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms


SCAS584M-NOVEMBER 1996-REVISED MARCH 2005

# PARAMETER MEASUREMENT INFORMATION FOR A TO B $V_{CCA} = 4.5 \text{ V TO } 5.5 \text{ V AND } V_{CCB} = 3.6 \text{ V TO } 5.5 \text{ V}$



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	7 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND





NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0$  = 50  $\Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms







# PARAMETER MEASUREMENT INFORMATION FOR B TO A $V_{CCA}$ = 4.5 V to 5.5 V AND $V_{CCB}$ = 2.7 V TO 3.6 V



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	2×V <sub>CCA</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND






NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.


Figure 3. Load Circuit and Voltage Waveforms


SCAS584M-NOVEMBER 1996-REVISED MARCH 2005

# PARAMETER MEASUREMENT INFORMATION FOR B TO A $V_{\text{CCA}}$ = 4.5 V TO 5.5 V AND $V_{\text{CCB}}$ = 3.6 V TO 5.5 V



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	7 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND





NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms





4-Jun-2007

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LVCC4245ADBLE	OBSOLETE	SSOP	DB	24		TBD	Call TI	Call TI
SN74LVCC4245ADBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245ADBRE4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245ADBRG4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245ADW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245ADWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245ADWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245ADWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245ADWRE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245ADWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245ANSR	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245ANSRE4	ACTIVE	so	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245ANSRG4	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245APW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245APWE4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245APWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245APWLE	OBSOLETE	TSSOP	PW	24		TBD	Call TI	Call TI
SN74LVCC4245APWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245APWRE4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245APWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245APWT	ACTIVE	TSSOP	PW	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245APWTE4	ACTIVE	TSSOP	PW	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC4245APWTG4	ACTIVE	TSSOP	PW	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs. **LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.



### PACKAGE OPTION ADDENDUM

4-Jun-2007

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






i.com 4-Jan-2008


### TAPE AND REEL BOX INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCC4245ADBR	DB	24	SITE 41	330	16	8.2	8.8	2.5	12	16	Q1
SN74LVCC4245ADWR	DW	24	SITE 60	330	24	10.75	15.7	2.7	12	24	Q1
SN74LVCC4245ANSR	NS	24	SITE 41	330	24	8.2	15.4	2.5	12	24	Q1
SN74LVCC4245APWR	PW	24	SITE 41	330	16	6.95	8.3	1.6	8	16	Q1





Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN74LVCC4245ADBR	DB	24	SITE 41	346.0	346.0	33.0
SN74LVCC4245ADWR	DW	24	SITE 60	346.0	346.0	41.0
SN74LVCC4245ANSR	NS	24	SITE 41	346.0	346.0	41.0
SN74LVCC4245APWR	PW	24	SITE 41	346.0	346.0	33.0

## DW (R-PDSO-G24)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



### **MECHANICAL DATA**

### NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### DB (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE

### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

### PW (R-PDSO-G\*\*)

### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153