





Texas Instruments

SCLS785F – DECEMBER 2019 – REVISED DECEMBER 2021

SN74HCS595-Q1 Automotive 8-Bit Shift Register With Schmitt-Trigger Inputs and 3-State Output Registers

### **1** Features

- AEC-Q100 qualified for automotive applications:
   Device temperature grade 1:
  - $-40^{\circ}$ C to  $+125^{\circ}$ C, T<sub>A</sub>
  - Device HBM ESD Classification Level 2
  - Device CDM ESD Classification Level C6
- Available in wettable flank QFN (WBQB) package
- Wide operating voltage range: 2 V to 6 V
- Schmitt-trigger inputs allow for slow or noisy input signals
- Low power consumption
  - Typical I<sub>CC</sub> of 100 nA
  - Typical input leakage current of ±100 nA
- ±7.8-mA output drive at 6 V

### 2 Applications

- Output expansion
- LED matrix control
- 7-segment display control
- 8-bit data storage

### **3 Description**

The SN74HCS595-Q1 device contains an 8-bit, serialin, parallel-out shift register that feeds an 8-bit D-type storage register. All inputs include Schmitttrigger architecture, eliminating any erroneous data outputs due to slow-edged or noisy input signals. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and a serial output ( $Q_{H'}$ ) for cascading. When the output-enable ( $\overline{OE}$ ) input is high, the storage register outputs are in a high-impedance state. Internal register data and serial output ( $Q_{H'}$ ) are not impacted by the operation of the  $\overline{OE}$  input.

PART NUMBER	PACKAGE	BODY SIZE (NOM)						
SN74HCS595PW-Q1	TSSOP (16)	5.00 mm × 4.40 mm						
SN74HCS595D-Q1	SOIC (16)	9.90 mm × 3.90 mm						
SN74HCS595BQB-Q1	WQFN (16)	3.60 mm × 2.60 mm						
SN74HCS595DYY-Q1	SOT-23-THN (16)	4.20 mm × 2.00 mm						
SN74HCS595WBQB-Q1	WQFN (16)	3.60 mm × 2.60 mm						

#### Device Information<sup>(1)</sup>

 For all available packages, see the orderable addendum at the end of the data sheet.

	Low Power	Noise Rejection	Supports Slow Inputs
Input Voltage Waveforms	abetion Input Voltage	tinden Time	time Time
Standard CMOS Input Response Waveforms	Supply Current Input Voltage	Output Voltage	Output Voltage
Schmitt-trigger CMOS Input Response Waveforms	Input Voltage	Output Outrent Voltage	Output Output Lime

#### **Benefits of Schmitt-Trigger Inputs**

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



### **Table of Contents**

1 Features	1
2 Applications	. 1
3 Description	1
4 Revision History	
5 Pin Configuration and Functions	3
6 Specifications	. 4
6.1 Absolute Maximum Ratings	. 4
6.2 ESD Ratings	. 4
6.3 Recommended Operating Conditions	4
6.4 Thermal Information	5
6.5 Electrical Characteristics	5
6.6 Timing Characteristics	6
6.7 Switching Characteristics	
6.8 Operating Characteristics	. 7
6.9 Typical Characteristics	. 9
7 Parameter Measurement Information	10
8 Detailed Description	11
8.1 Functional Block Diagram	11

8.2 Feature Description	.11
8.3 Device Functional Modes	
9 Application and Implementation	.14
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	.17
11 Layout	
11.1 Layout Guidelines	18
11.2 Layout Example	
12 Device and Documentation Support	.19
12.1 Documentation Support	19
12.2 Receiving Notification of Documentation Updates.	
12.3 Support Resources	
12.4 Trademarks	
12.5 Electrostatic Discharge Caution	
12.6 Glossary	.19
13 Mechanical, Packaging, and Orderable	
Information	19

### **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision E (September 2021) to Revision F (December 2021)	Page
•	Changed the status of the WBQB package from <i>Product Preview</i> to <i>Production</i>	
С	hanges from Revision D (June 2021) to Revision E (September 2021)	Page
•	Added features for WBQB package	1
•	Added WBQB part number to device information table	
•	Added WBQB package to WQFN pinout diagram and to pin functions table	3
•	Added WBQB package to Thermal Information table	5
С	hanges from Revision C (March 2021) to Revision D (June 2021)	Page
•	Changed DYY package from Product Preview to Production Data	1
С	hanges from Revision B (August 2020) to Revision C (March 2021)	Page
•	Added DYY Package to Device Information Table	1
•	Added DYY Package pinout diagram and information to Pin Configuration and Functions	3
•	Added DYY Package to Thermal Information table	5
С	hanges from Revision A (February 2020) to Revision B (August 2020)	Page
•	Updated the numbering format for tables, figures and cross-references throughout the documen	t1
•	Added BQB package to orderable table	
•	Added BQB Package to Thermal Information table	5
С	hanges from Revision * (December 2019) to Revision A (February 2020)	Page
•	Changed from Application Information to Production Data	1
•	Added D package to orderable table	1




PIN

### **5** Pin Configuration and Functions

	_		
	10	16	
	2	15	
	3	14	III SER
	4	13	
	5	12	- RCLK
$Q_G \square$	6	11	
QH 🗖	7	10	
GND 🖂	8	9	D Q <sub>H</sub>

#### Figure 5-1. D, PW, or DYY Package 16-Pin SOIC, TSSOP, or SOT Top View



#### Figure 5-2. WBQB (Preview) or BQB Package 16-Pin WQFN Transparent Top View

# Table 5-1. Pin Functions YPE DESCRIPTION

NAME NO.		TYPE	DESCRIPTION			
			DESCRIPTION			
Q <sub>B</sub>	1	Output	Q <sub>B</sub> output			
Q <sub>C</sub>	2	Output	Q <sub>C</sub> output			
Q <sub>D</sub>	3	Output	Q <sub>D</sub> output			
Q <sub>E</sub>	4	Output	Q <sub>E</sub> output			
Q <sub>F</sub>	5	Output	Q <sub>F</sub> output			
Q <sub>G</sub>	6	Output	Q <sub>G</sub> output			
Q <sub>H</sub>	7	Output	Q <sub>H</sub> output			
GND	8	_	Ground			
Q <sub>H'</sub>	9	Output	Serial output, can be used for cascading			
SRCLR	10	Input	Shift register clear, active low			
SRCLK	11	Input	Shift register clock, rising edge triggered			
RCLK	12	Input	Output register clock, rising edge triggered			
ŌĒ	13	Input	Output Enable, active low			
SER	14	Input	Serial input			
Q <sub>A</sub>	15	Output	Q <sub>A</sub> output			
V <sub>CC</sub>	16	_	Positive supply			
Thermal Pad <sup>(1</sup>	)	_	The thermal pad can be connect to GND or left floating. Do not connect to any other signal or supply.			

(1) BQB and WBQB package only.

### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_{\rm I}$ < -0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V		±20	mA
Ι <sub>ΟΚ</sub>	Output clamp current <sup>(2)</sup>	$V_{\rm I} < -0.5$ V or $V_{\rm I} > V_{\rm CC} + 0.5$ V		±20	mA
I <sub>O</sub>	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±35	mA
	Continuous current through $V_{CC}$	or GND		±70	mA
TJ	Junction temperature <sup>(3)</sup>			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) Assured by design.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level 2	±4000	V
V <sub>(ESD)</sub>		Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C6	±1500	v

(1) AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2	5	6	V
VI	Input voltage	0		V <sub>CC</sub>	V
Vo	Output voltage	0		V <sub>CC</sub>	V
T <sub>A</sub>	Ambient temperature	-40		125	°C



#### 6.4 Thermal Information

			:	SN74HCS595-Q <sup>2</sup>	1		
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	D (SOIC)	BQB (WQFN)	DYY (SOT)	WBQB (WQFN)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	141.2	122.2	108.4	186.2	97.3	°C/W
R <sub>θ</sub> JC(top)	Junction-to-case (top) thermal resistance	78.8	80.9	77.3	109.1	93.8	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	85.8	80.6	74.4	111.0	66.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	27.7	40.4	12.6	18.0	14.6	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	85.5	80.3	74.5	110.9	66.4	°C/W
R <sub>θ</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	54.3	N/A	44.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### **6.5 Electrical Characteristics**

over operating free-air temperature range; typical values measured at  $T_A = 25^{\circ}C$  (unless otherwise noted).

	PARAMETER	RAMETER TEST CONDITIONS		V <sub>cc</sub>	MIN	TYP	MAX	UNIT
				2 V	0.7		1.5	
$V_{T^+}$	Positive switching threshold			4.5 V	1.7		3.15	V
				6 V	2.1		4.2	
				2 V	0.3		1.0	
V <sub>T-</sub>	Negative switching threshold			4.5 V	0.9		2.2	V
				6 V	1.2		3.0	
ΔV <sub>T</sub>				2 V	0.2		1.0	
	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> ) <sup>(1)</sup>			4.5 V	0.4		1.4	V
				6 V	0.6		1.6	
			I <sub>OH</sub> = -20 μA	2 V to 6 V	V <sub>CC</sub> – 0.1	$V_{CC} - 0.002$		
V <sub>OH</sub>	High-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$	I <sub>OH</sub> = -6 mA	4.5 V	4.0	4.3		V
			I <sub>OH</sub> = -7.8 mA	6 V	5.4	5.75		
			I <sub>OL</sub> = 20 μA	2 V to 6 V		0.002	0.1	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 6 mA	4.5 V		0.18	0.30	V
			I <sub>OL</sub> = 7.8 mA	6 V		0.22	0.33	
I <sub>I</sub>	Input leakage current	$V_{I} = V_{CC} \text{ or } 0$	·	6 V		±0.1	±1	μA
I <sub>OZ</sub>	Off-state (high-impedance state) output current	$V_{O} = V_{CC} \text{ or } 0$		6 V		±0.5	±5	μA
I <sub>CC</sub>	Supply current	$V_{I} = V_{CC} \text{ or } 0, I_{C}$	<sub>D</sub> = 0	6 V		0.1	2	μA
Ci	Input capacitance			2 V to 6 V			5	pF

(1) Assured by design.

#### 6.6 Timing Characteristics

C<sub>L</sub> = 50 pF; over operating free-air temperature range (unless otherwise noted). See *Parameter Measurement Information*.

		<u></u>		Operating fre	Operating free-air temperature (T <sub>A</sub> )			
	PARAME	TER	Vcc	25°C		-40°C to 125°C		UNIT
				MIN N	IAX	MIN	MAX	
			2 V	7		9		ns
		SRCLK or RCLK high or low	4.5 V	7		7		
	Pulse duration	night of low	6 V	7		7		
t <sub>w</sub>	Pulse duration		2 V	8		10		ns
		SRCLR low	4.5 V	7		7		
			6 V	7		7		
			2 V	8		13		
		SER before SRCLK↑	4.5 V	4		5		- - - ns
		ONOLIN	6 V	3		4		
			2 V	11		18		
		SRCLK↑ before RCLK↑	4.5 V	5		7		
t <sub>su</sub>	Catur times	KOEK	6 V	4		6		
	Setup time		2 V	8		13		
		SRCLR low before RCLK↑	4.5 V	4		6		
		KOEK	6 V	4		5		
		SRCLR high	2 V	8		13		
		(inactive) before	4.5 V	4		6		
		SRCLK↑	6 V	4		5		
			2 V	0		0		
t <sub>h</sub>	Hold time	SER after SRCLK↑	4.5 V	0		0		ns
			6 V	0		0		

#### 6.7 Switching Characteristics

C<sub>L</sub> = 50 pF; over operating free-air temperature range (unless otherwise noted). See *Parameter Measurement Information*.

					Op	perating	free-air	temperat	ture (T <sub>A</sub> )		
	PARAMETER	FROM	то	V <sub>cc</sub>		25°C		-40°	-40°C to 125	°C	UNIT
						MIN TYP MAX		MIN TYP MA		MAX	
				2 V	35			19			
f <sub>max</sub>	Max switching frequency			4.5 V	110			60			MHz
				6 V	130			75			
				2 V		14	19			28	MHz MHz MHz 28 10 9 7 12 10 27 11 ns 10 27 13 ns
		SRCLK	Q <sub>H'</sub>	4.5 V		6	8			10	
	Dropogation dalay			6 V		5	7			9	20
t <sub>pd</sub>	Propagation delay			2 V		16	21			37	ns
		RCLK	$Q_A - Q_H$	4.5 V		6	9			12	
				6 V		6	8			10	
				2 V		13	19			27	
t <sub>PHL</sub>	Propagation delay	SRCLR	Q <sub>H'</sub>	4.5 V		6	8			11	ns
				6 V		6	8			10	
				2 V		12	18			27	
t <sub>en</sub>	Enable time	ŌĒ	Q <sub>A</sub> - Q <sub>H</sub>	4.5 V		6	9			13	ns
				6 V		5	8			11	



#### 6.7 Switching Characteristics (continued)

C<sub>L</sub> = 50 pF; over operating free-air temperature range (unless otherwise noted). See *Parameter Measurement Information*.

					Operating free-air temperature (T <sub>A</sub> )						
	PARAMETER		то	V <sub>cc</sub>	25°C –40°C to 125°C			°C	UNIT		
					MIN	TYP	MAX	MIN	TYP	MAX	
				2 V		13	16			20	
t <sub>dis</sub>	Disable time	ŌĒ	Q <sub>A</sub> - Q <sub>H</sub>	4.5 V		9	11			13	ns
				6 V		8	10			12	
				2 V			9			16	
tt	Transition-time		Any output	4.5 V			5		·	9	ns
				6 V			4			8	

#### 6.8 Operating Characteristics

over operating free-air temperature range; typical values measured at  $T_A = 25^{\circ}C$  (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP MAX	UNIT	
C <sub>pd</sub>	Power dissipation capacitance per gate	No load	2 V to 6 V		40	pF	

SN74HCS595-Q1



SCLS785F - DECEMBER 2019 - REVISED DECEMBER 2021


SRCLK	
SER	
RCLK	
SRCLR	
OE	
QA	
QB	
QC	
QD	
Q <sub>E</sub>	
QF	
Q <sub>G</sub>	
Q <sub>H</sub>	
Q <sub>H'</sub>	

NOTE: XXXXXXX implies that the output is in 3-State mode.

Figure 6-1. Timing Diagram



#### **6.9 Typical Characteristics**






#### 7 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>t</sub> < 2.5 ns.

For clock inputs, f<sub>max</sub> is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C<sub>L</sub> includes probe and test-fixture capacitance. Figure 7-1. Load Circuit for 3-State Outputs





Figure 7-3. Voltage Waveforms, Pulse Duration



(1)  $C_L$  includes probe and test-fixture capacitance.

Figure 7-2. Load Circuit for Push-Pull Outputs







Figure 7-4. Voltage Waveforms, Setup and Hold Times











(1) The greater between  $t_{\rm r}$  and  $t_{\rm f}$  is the same as  $t_{\rm t}.$ 





### 8 Detailed Description

#### 8.1 Functional Block Diagram




Figure 8-1. Logic Diagram (Positive Logic) for the SN74HCS595-Q1

#### 8.2 Feature Description

#### 8.2.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-State outputs. The three states that these outputs can be in are driving high, driving low, and high impedance. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance mode, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a 10 k $\Omega$  resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.



#### 8.2.2 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

#### 8.2.3 Latching Logic

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flip-flops, but include all logic circuits that act as volatile memory.

When the device is powered on, the state of each latch is unknown. There is no default state for each latch at start-up.

The output state of each latching logic circuit only remains stable as long as power is applied to the device within the supply voltage range specified in the *Recommended Operating Conditions* table.

#### 8.2.4 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Figure 8-2.

#### CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.





Figure 8-2. Electrical Placement of Clamping Diodes for Each Input and Output



#### 8.2.5 Wettable Flanks

This device includes wettable flanks for at least one package. See the *Features* section on the front page of the data sheet for which packages include this feature.



# Figure 8-3. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering

Wettable flanks help improve side wetting after soldering which makes QFN packages easier to inspect with automatic optical inspection (AOI). A wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet as shown in Figure 8-3. Please see the mechanical drawing for additional details.

#### 8.3 Device Functional Modes

Function Table lists the functional modes of the SN74HCS595-Q1.

		INPUTS			FUNCTION								
SER	SRCLK	SRCLR	RCLK	ŌĒ									
Х	Х	Х	Х	Н	Outputs $Q_A - Q_H$ are disabled								
Х	Х	Х	Х	L	Outputs Q <sub>A</sub> – Q <sub>H</sub> are enabled.								
Х	Х	L	Х	Х	Shift register is cleared.								
L	↑ (	Н	х	x	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.								
Н	<b>↑</b>	Н	х	х	First stage of the shift register goes high. Other stages store the data of previous stage, respectively.								
Х	Х	Н	Ť	Х	Shift-register data is stored in the storage register.								
х	<b>↑</b>	н	Ť	х	Data in shift register is stored in the storage register, the data is then shifted through.								

#### Table 8-1. Function Table



#### **9** Application and Implementation

#### Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

In this application, the SN74HCS595-Q1 is used to control seven-segment displays. Utilizing the serial output and combining a few of the input signals, this implementation reduces the number of I/O pins required to control the displays from sixteen to four. Unlike other I/O expanders, the SN74HCS595-Q1 does not need a communication interface for control. It can be easily operated with simple GPIO pins.

The OE pin is used to easily disable the outputs when the displays need to be turned off or connected to a PWM signal to control brightness. However, this pin can be tied low and the outputs of the SN74HCS595-Q1 can be controlled accordingly to turn off all the outputs reducing the I/O needed to three. There is no practical limitation to how many SN74HCS595-Q1 devices can be cascaded. To add more, the serial output will need to be connected to the following serial input and the clocks will need to be connected accordingly. With separate control for the shift registers and output registers, the desired digit can be displayed while the data for the next digit is loaded into the shift register.

At power-up, the initial state of the shift registers and output registers are unknown. To give them a defined state, the shift register needs to be cleared and then clocked into the output register. An RC can be connected to the <u>SRCLR</u> pin as shown in the <u>Typical Application Block Diagram</u> to initialize the shift register to all zeros. With the <u>OE</u> pin pulled up with a resistor, this process can be performed while the outputs are in a high impedance state eliminating any erroneous data causing issues with the displays.



#### 9.2 Typical Application

Figure 9-1. Typical Application Block Diagram



#### 9.2.1 Design Requirements

- All signals in the system operate at 5 V
- · Avoid unstable state by not having LOW signals on both inputs
- Q output is HIGH when  $\overline{S}$  is LOW
  - Q output remains HIGH until  $\overline{R}$  is LOW

#### 9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74HCS595-Q1 plus the maximum static supply current,  $I_{CC}$ , listed in *Electrical Characteristics* and any transient current required for switching. The logic device can only source as much current as is provided by the positive supply source. Be sure not to exceed the maximum total current through V<sub>CC</sub> listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74HCS595-Q1 plus the maximum supply current,  $I_{CC}$ , listed in *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current as can be sunk into its ground connection. Be sure not to exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74HCS595-Q1 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74HCS595-Q1 can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the high state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V<sub>CC</sub> pin.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and Cpd Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

#### CAUTION

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.



#### 9.2.1.2 Input Considerations

Input signals must cross  $V_{t-(min)}$  to be considered a logic LOW, and  $V_{t+(max)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74HCS595-Q1, as specified in the *Electrical Characteristics*, and the desired input transition rate. A 10-k $\Omega$  resistor value is often used due to these factors.

The SN74HCS595-Q1 has no input signal transition rate requirements because it has Schmitt-trigger inputs.

Another benefit to having Schmitt-trigger inputs is the ability to reject noise. Noise with a large enough amplitude can still cause issues. To know how much noise is too much, please refer to the  $\Delta V_{T(min)}$  in the *Electrical Characteristics*. This hysteresis value will provide the peak-to-peak limit.

Unlike what happens with standard CMOS inputs, Schmitt-trigger inputs can be held at any valid value without causing huge increases in power consumption. The typical additional current caused by holding an input at a value other than  $V_{CC}$  or ground is plotted in the *Typical Characteristics*.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

#### 9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to  $V_{CC}$  or ground.

Refer to Feature Description section for additional information regarding the outputs for this device.

#### 9.2.2 Detailed Design Procedure

- 1. Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section.
- Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74HCS595-Q1 to one or more of the receiving devices.
- Ensure the resistive load at the output is larger than (V<sub>CC</sub> / I<sub>O(max)</sub>) Ω. This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in MΩ; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation.



#### 9.2.3 Application Curve




Figure 9-2. Simplified Functional Diagram Showing Clock Operation

#### **10 Power Supply Recommendations**

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.



### 11 Layout

### **11.1 Layout Guidelines**

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

#### 11.2 Layout Example




Figure 11-1. Example Layout for the SN74HCS595-Q1.



### **12 Device and Documentation Support**

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### **12.1 Documentation Support**

#### 12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, HCMOS Design Considerations application report
- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Designing With Logic application report

#### **12.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **12.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
PCHCS595QWBQBRQ1	ACTIVE	WQFN	BQB	16	3000	TBD	Call TI	Call TI	-40 to 125		Samples
SN74HCS595QBQBRQ1	ACTIVE	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CS595Q	Samples
SN74HCS595QDRQ1	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCS595Q	Samples
SN74HCS595QDYYRQ1	ACTIVE	SOT-23-THIN	DYY	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCS595Q	Samples
SN74HCS595QPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCS595Q	Samples
SN74HCS595QWBQBRQ1	ACTIVE	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CS595Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



### PACKAGE OPTION ADDENDUM

18-Dec-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74HCS595-Q1 :

• Catalog : SN74HCS595

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCS595QBQBRQ1	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74HCS595QDRQ1	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HCS595QDYYRQ1	SOT- 23-THIN	DYY	16	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
SN74HCS595QPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HCS595QWBQBRQ 1	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

19-Dec-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCS595QBQBRQ1	WQFN	BQB	16	3000	210.0	185.0	35.0
SN74HCS595QDRQ1	SOIC	D	16	2500	853.0	449.0	35.0
SN74HCS595QDYYRQ1	SOT-23-THIN	DYY	16	3000	336.6	336.6	31.8
SN74HCS595QPWRQ1	TSSOP	PW	16	2000	853.0	449.0	35.0
SN74HCS595QWBQBRQ1	WQFN	BQB	16	3000	210.0	185.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# **PW0016A**



# **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0016A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

# **BQB 16**

# **GENERIC PACKAGE VIEW**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

2.5 x 3.5, 0.5 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **BQB0016A**

### **PACKAGE OUTLINE**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



# **BQB0016A**

### **EXAMPLE BOARD LAYOUT**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **BQB0016A**

### **EXAMPLE STENCIL DESIGN**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# BQB0016B

### PACKAGE OUTLINE WQFN - 0.8 mm max height

INDSTNAME



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




# BQB0016B

### **EXAMPLE BOARD LAYOUT**

### WQFN - 0.8 mm max height

INDSTNAME



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# BQB0016B

# **EXAMPLE STENCIL DESIGN**

### WQFN - 0.8 mm max height

INDSTNAME



NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **DYY0016A**

# PACKAGE OUTLINE SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AA



# DYY0016A

# EXAMPLE BOARD LAYOUT SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **DYY0016A**

# **EXAMPLE STENCIL DESIGN** SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated