







SN74AXC8T245-Q1 SCES892C - NOVEMBER 2018 - REVISED OCTOBER 2021

# SN74AXC8T245-Q1 Automotive 8-Bit Dual-Supply Bus Transceiver With Configurable **Voltage Translation and Tri-State Outputs**

#### 1 Features

- AEC-Q100 qualified for automotive applications
- Available in wettable flank QFN (WRGY) package
- Qualified fully configurable dual-rail design allows each port to operate with a power supply range from 0.65 V to 3.6 V
- Operating temperature from -40°C to +125°C
- Multiple direction-control pins to allow simultaneous up and down translation
- Up to 380 Mbps support when translating from 1.8 V to 3.3 V
- V<sub>CC</sub> isolation feature to effectively Isolate both bses in a power-down scenario
- Partial power-down mode to limit backflow current in a power-down scenario
- Compatible with SN74AVC8T245-Q1 level shifter
- Latch-up performance exceeds 100 mA per JESD 78, class II

## 2 Applications

- Infotainment head unit
- ADAS fusion
- ADAS front camera
- HEV battery management system

#### 3 Description

The SN74AXC8T245-Q1 AEC-Q100 qualified device is an 8-bit non-inverting bus transceiver that resolves voltage level mismatch between devices operating at the latest voltage nodes (0.7 V, 0.8 V, and 0.9 V) and devices operating at industry standard voltage nodes (1.8 V, 2.5 V, and 3.3 V) and vice versa.

The device operates by using two independent powersupply rails ( $V_{CCA}$  and  $V_{CCB}$ ) that operate as low as 0.65 V. Data pins A1 through A8 are designed to track V<sub>CCA</sub>, which accepts any supply voltage from 0.65 V to 3.6 V. Data pins B1 through B8 are designed to track V<sub>CCB</sub>, which accepts any supply voltage from 0.65 V to 3.6 V.

The SN74AXC8T245-Q1 device is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level of the direction-control inputs (DIR1 and DIR2). The output-enable  $(\overline{OE})$  input is used to disable the outputs so the buses are effectively isolated.

The SN74AXC8T245-Q1 device is designed so the control pins (DIR and  $\overline{OE}$ ) are referenced to  $V_{CCA}$ .

This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.


The  $V_{CC}$  isolation feature ensures that if either  $V_{CC}$ input supply is below 100 mV, all level shifter outputs are disabled and placed into a high-impedance state.

To ensure the high-impedance state of the level shifter I/Os during power up or power down,  $\overline{OE}$  should be tied to V<sub>CCA</sub> through a pullup resistor; the minimum value of the resistor is determined by the currentsinking capability of the driver.

#### **Device Information**

PART NUMBER <sup>(1)</sup>	PACKAGE	BODY SIZE (NOM)				
SN74AXC8T245PW-Q1	TSSOP (24)	4.40 mm × 7.80 mm				
SN74AXC8T245RHL-Q1	VQFN (24)	3.50 mm × 5.50 mm				
SN74AXC8T245WRGY-Q1	VQFN (24)	3.50 mm × 5.50 mm				

For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application Schematic



## **Table of Contents**

1 Features1	7 Parameter Measurement Information	. 18
2 Applications1	8 Detailed Description	.20
3 Description1	8.1 Overview	
4 Revision History2	8.2 Functional Block Diagram	
5 Pin Configuration and Functions3	8.3 Feature Description	
Specifications4	8.4 Device Functional Modes	
6.1 Absolute Maximum Ratings4	9 Application and Implementation	
6.2 ESD Ratings4	9.1 Application Information	
6.3 Recommended Operating Conditions5	9.2 Typical Application	
6.4 Thermal Information5	10 Power Supply Recommendations	
6.5 Electrical Characteristics6	11 Layout	
6.6 Switching Characteristics, V <sub>CCA</sub> = 0.7 V7	11.1 Layout Guidelines	
6.7 Switching Characteristics, V <sub>CCA</sub> = 0.8 V8	11.2 Layout Example	. 25
6.8 Switching Characteristics, V <sub>CCA</sub> = 0.9 V9	12 Device and Documentation Support	.26
6.9 Switching Characteristics, V <sub>CCA</sub> = 1.2 V10	12.1 Documentation Support	
6.10 Switching Characteristics, V <sub>CCA</sub> = 1.5 V	12.2 Receiving Notification of Documentation Updates.	
6.11 Switching Characteristics, V <sub>CCA</sub> = 1.8 V 12	12.3 Support Resources	. 26
6.12 Switching Characteristics, V <sub>CCA</sub> = 2.5 V	12.4 Trademarks	. 26
6.13 Switching Characteristics, V <sub>CCA</sub> = 3.3 V14	12.5 Electrostatic Discharge Caution	.26
6.14 Operating Characteristics: T <sub>A</sub> = 25°C15	13 Mechanical, Packaging, and Orderable	
6.15 Typical Characteristics17	Information	. 26


# **4 Revision History**


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (May 2021) to Revision C (October 2021)	Page
•	Reformatted the Device Information table	1
•	Added wettable flank information in Features	1
•	Added wettable flank information in Feature Description	21
С	hanges from Revision A (July 2019) to Revision B (May 2021)	Page
•	Added the SN74AXC8T245QRGYQ1 part number to the Device Information table	1
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Added the RGY Package to the Pin Configuration and Functions section	3
•	Added the RGY Package to the Thermal Information section	5
С	hanges from Revision * (November 2018) to Revision A (July 2019)	Page
•	Changed status to production data	1
	Added Typical Characteristics graphs for Production Data release.	



## **5 Pin Configuration and Functions**





PAD — may be grounded (recommended) or left floating.

Figure 5-1. PW Package 24-Pin TSSOP Top View

Figure 5-2. RHL and WRGY Package 24-Pin VQFN Top View

Table 5-1. Pin Functions

	PIN		
NAME	PW, RHL, WRGY	I/O	DESCRIPTION
A1	3	I/O	Input/output A1. Referenced to V <sub>CCA</sub> .
A2	4	I/O	Input/output A2. Referenced to V <sub>CCA</sub> .
A3	5	I/O	Input/output A3. Referenced to V <sub>CCA</sub> .
A4	6	I/O	Input/output A4. Referenced to V <sub>CCA</sub> .
A5	7	I/O	Input/output A5. Referenced to V <sub>CCA</sub> .
A6	8	I/O	Input/output A6. Referenced to V <sub>CCA</sub> .
A7	9	I/O	Input/output A7. Referenced to V <sub>CCA</sub> .
A8	10	I/O	Input/output A8. Referenced to V <sub>CCA</sub> .
B1	21	I/O	Input/output B1. Referenced to V <sub>CCB</sub> .
B2	20	I/O	Input/output B2. Referenced to V <sub>CCB</sub> .
B3	19	I/O	Input/output B3. Referenced to V <sub>CCB</sub> .
B4	18	I/O	Input/output B4. Referenced to V <sub>CCB</sub> .
B5	17	I/O	Input/output B5. Referenced to V <sub>CCB</sub> .
B6	16	I/O	Input/output B6. Referenced to V <sub>CCB</sub> .
B7	15	I/O	Input/output B7. Referenced to V <sub>CCB</sub> .
B8	14	I/O	Input/output B8. Referenced to V <sub>CCB</sub> .
DIR1	2	I	Direction-control signal 1. Referenced to V <sub>CCA</sub> . Refer to Table 8-1.
DIR2	11	I	Direction-control signal 2. Refer to Table 8-1. Referenced to V <sub>CCA</sub> . Tie to GND to maintain backward compatibility with SN74AVC8T245-Q1 device.
ONE	12	_	Ground
GND	13	_	Ground
ŌĒ	22	I	Output Enable. Pull to GND to enable all outputs. Pull to V <sub>CCA</sub> to place all outputs in high-impedance mode. Referenced to V <sub>CCA</sub> . Refer to Table 8-1.
V <sub>CCA</sub>	1	_	A-port supply voltage. 0.65 V ≤ V <sub>CCA</sub> ≤ 3.6 V
V	23	_	B-port supply voltage. 0.65 V ≤ V <sub>CCB</sub> ≤ 3.6 V
V <sub>CCB</sub>	24	_	B-port supply voltage. 0.65 V ≤ V <sub>CCB</sub> ≤ 3.6 V



## **6 Specifications**

### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

	,	MIN	MAX	UNIT			
Supply voltage, V <sub>CCA</sub>		-0.5	4.2	V			
Supply voltage, V <sub>CCB</sub>	-0.5	4.2	V				
	I/O ports (A port)	-0.5	4.2				
Input voltage, V <sub>I</sub> <sup>(2)</sup>	I/O ports (B port)	-0.5	4.2	V			
	Control inputs	-0.5	4.2				
Voltage applied to any output	A port	-0.5	4.2	V			
in the high-impedance or power-off state, V <sub>O</sub> <sup>(2)</sup>	B port	-0.5	4.2	V			
Valtage applied to any output in the high or law state (2) (3)	A port	-0.5	V <sub>CCA</sub> + 0.2	V			
Continuous current through V <sub>CCA</sub> , V <sub>CCB</sub> , or GND unction Temperature, T <sub>J</sub>	B port	-0.5	V <sub>CCB</sub> + 0.2	V			
Input clamp current, I <sub>IK</sub>	V <sub>I</sub> < 0	-50		mA			
Output clamp current, I <sub>OK</sub>	V <sub>O</sub> < 0	-50		mA			
Continuous output current, I <sub>O</sub>	<u>'</u>	-50	50	mA			
Continuous current through V <sub>CCA</sub> , V <sub>CCB</sub> , or GND		-100	100	mA			
Junction Temperature, T <sub>J</sub>							
Storage temperature, T <sub>stg</sub>		-65	150	°C			

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Section 6.3. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±8000	V
	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

<sup>(2)</sup> The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The output positive-voltage rating may be exceeded up to 4.2 V maximum if the output current rating is observed.



### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

				MIN	MAX	UNIT		
V <sub>CCA</sub>	Supply voltage			0.65	3.6	V		
V <sub>CCB</sub>	Supply voltage			0.65	3.6	V		
			V <sub>CCI</sub> = 0.65 V - 0.75 V	V <sub>CCI</sub> × 0.70				
			V <sub>CCI</sub> = 0.76 V - 1 V	V <sub>CCI</sub> × 0.70				
		Data inputs	V <sub>CCI</sub> = 1.1 V - 1.95 V	V <sub>CCI</sub> × 0.65				
			V <sub>CCI</sub> = 2.3 V - 2.7 V	1.6				
,	High-level input voltage		V <sub>CCI</sub> = 3 V - 3.6 V	2		V		
/ <sub>IH</sub>	nigri-ievei iriput voitage		V <sub>CCA</sub> = 0.65 V - 0.75 V	V <sub>CCA</sub> × 0.70		V		
		Control inputs	V <sub>CCA</sub> = 0.76 V - 1 V	V <sub>CCA</sub> × 0.70				
		(DIR, OE)	V <sub>CCA</sub> = 1.1 V - 1.95 V	V <sub>CCA</sub> × 0.65				
		Referenced to V <sub>CCA</sub>	V <sub>CCA</sub> = 2.3 V - 2.7 V	1.6				
			V <sub>CCA</sub> = 3 V - 3.6 V	2				
			V <sub>CCI</sub> = 0.65 V - 0.75 V		V <sub>CCI</sub> × 0.30			
			V <sub>CCI</sub> = 0.76 V - 1 V		V <sub>CCI</sub> × 0.30			
		Data inputs	V <sub>CCI</sub> = 1.1 V - 1.95 V		V <sub>CCI</sub> × 0.35			
			V <sub>CCI</sub> = 2.3 V - 2.7 V		0.7			
V <sub>IL</sub>	Low lovel input veltage		V <sub>CCI</sub> = 3 V - 3.6 V		0.8	V		
v IL	Low-level input voltage		V <sub>CCA</sub> = 0.65 V - 0.75 V		V <sub>CCA</sub> × 0.30	V		
		Control inputs	V <sub>CCA</sub> = 0.76 V - 1 V		V <sub>CCA</sub> × 0.30			
		(DIR, OE)	V <sub>CCA</sub> = 1.1 V - 1.95 V		V <sub>CCA</sub> × 0.35			
		Referenced to V <sub>CCA</sub>	V <sub>CCA</sub> = 2.3 V - 2.7 V		0.7			
			V <sub>CCA</sub> = 3 V - 3.6 V		0.8			
√ <sub>I</sub>	Input voltage <sup>(3)</sup>			0	3.6	V		
1-	Output voltage	Active state	Active state			V		
V <sub>O</sub>	Output voitage	Tri-state		0	3.6	v		
∆t/Δv	Input transition rise or fall rate				10	ns/V		
T <sub>A</sub>	Operating free-air temperature	e		-40	125	°C		

- $V_{CCI}$  is the  $V_{CC}$  associated with the input port.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port. All unused data inputs of the device must be held at  $V_{CCI}$  or GND to ensure proper device operation. See the *Implications of Slow or* Floating CMOS Inputs application report.

### **6.4 Thermal Information**

		S	21		
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	RHL (VQFN)	WRGY (VQFN)	UNIT
		24 PINS	24 PINS	24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	92.0	35.0	48.1	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	29.3	39.9	43.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	46.7	13.8	26.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.5	0.3	2.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	46.2	13.8	26.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	1.4	15.8	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### **6.5 Electrical Characteristics**

Over recommended operating free-air temperature range (unless otherwise noted)(1) (2)

P/	ARAMETER	TE6.	T CONDITIONS	V	V	-40°C	to 85°C		-40°C t	o 125°C		UNI
PA	ARAMETER	IES	CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP <sup>(4)</sup>	MAX	MIN	TYP <sup>(4)</sup>		UNI
			$I_{OH} = -100 \mu A$	0.7 V - 3.6 V	0.7 V - 3.6 V	V <sub>CCO</sub> – 0.1			V <sub>CCO</sub> – 0.1			
			$I_{OH}$ = -50 $\mu A$	0.65 V	0.65 V	0.55			0.55			
			$I_{OH}$ = $-200 \mu A$	0.76 V	0.76 V	0.58			0.58			
	High-level		I <sub>OH</sub> = -500 μA	0.85 V	0.85 V	0.65			0.65			
$V_{OH}$	output	V <sub>I</sub> = V <sub>IH</sub>	I <sub>OH</sub> = -3 mA	1.1 V	1.1 V	0.85			0.85			٧
	voltage		I <sub>OH</sub> = -6 mA	1.4 V	1.4 V	1.05			1.05			
			I <sub>OH</sub> = -8 mA	1.65 V	1.65 V	1.2			1.2	1 TYP <sup>(4)</sup> MAX 1		
			I <sub>OH</sub> = -9 mA	2.3 V	2.3 V	1.75			1.75			
			I <sub>OH</sub> = -12 mA	3 V	3 V	2.3			2.3			
			I <sub>OL</sub> = 100 μA	0.7 V - 3.6 V	0.7 V - 3.6 V			0.1			0.1	
			I <sub>OL</sub> = 50 μA	0.65 V	0.65 V			0.1			0.1	
			I <sub>OL</sub> = 200 μA	0.76 V	0.76 V			0.18			0.18	
	Low-level		I <sub>OL</sub> = 500 μA	0.85 V	0.85 V			0.2			0.2	
V <sub>OL</sub>	output	$V_I = V_{IL}$	I <sub>OL</sub> = 3 mA	1.1 V	1.1 V			0.25			0.25	٧
	voltage		I <sub>OL</sub> = 6 mA	1.4 V	1.4 V			0.35			0.35	
			I <sub>OL</sub> = 8 mA	1.65 V	1.65 V			0.45			0.45	
			I <sub>OL</sub> = 9 mA	2.3 V	2.3 V	,	-	0.55		-	0.55	
			I <sub>OL</sub> = 12 mA	3 V	3 V	,	-	0.7		-	0.7	
l <sub>i</sub>	Input leakage current	Control In	puts (DIR, OE): or GND	0.65 V - 3.6 V	0.65 V - 3.6 V	-0.5		0.5	-1		1	μA
	Partial power	A Port: V <sub>I</sub> or V <sub>O</sub> =	= 0 V - 3.6 V	0 V	0 V - 3.6 V	-8		8	-12	-12 12		
l <sub>off</sub>	down current	B Port: V <sub>I</sub> or V <sub>O</sub> = 0 V - 3.6 V		0 V - 3.6 V	0 V	-8		8	-12		12	μA
I <sub>OZ</sub>	High- impedance	A Port: $V_O = V_{CCO}$ or GND, $V_I = V_{CCI}$ or GND, $\overline{OE} = V_{IH}$		3.6 V	3.6 V	-8		8	-12		12	
(3)	state output current	B Port: V <sub>O</sub> = V <sub>CC</sub> or GND, 0	or GND, V <sub>I</sub> = V <sub>CCI</sub> DE = V <sub>IH</sub>	3.6 V	3.6 V	-8		8	-12	0.1 0.18 0.2 0.25 0.35 0.45 0.55 0.7 1 12 12 12 12 40 25 40	μA	
				0.65 V - 3.6 V	0.65 V - 3.6 V			20			40	
Ісса	V <sub>CCA</sub> supply current	V <sub>I</sub> = V <sub>CCI</sub>	or GND, I <sub>O</sub> = 0 mA	0 V	3.6 V	-2			-12			μA
	curront			3.6 V	0 V			12			25	
				0.65 V - 3.6 V	0.65 V - 3.6 V			20			40	
Іссв	V <sub>CCB</sub> supply current	V <sub>I</sub> = V <sub>CCI</sub>	or GND, I <sub>O</sub> = 0 mA	0 V	3.6 V			12			25	μA
	-			3.6 V	0 V	-2			-12			
I <sub>CCA</sub> + I <sub>CCB</sub>	Combined supply current	V <sub>I</sub> = V <sub>CCI</sub> or GND, I <sub>O</sub> = 0 mA		0.65 V - 3.6 V	0.65 V - 3.6 V			30			60	μA
Ci	Input capacitance	Control Inputs (DIR, $\overline{OE}$ ): V <sub>I</sub> = 3.3 V or GND		3.3 V	3.3 V		4.5			4.5		pF
C <sub>io</sub>	Data I/O capacitance	Ports A ar OE = V <sub>CC</sub> 1 MHz -16	nd B: <sub>A</sub> , V <sub>O</sub> = 1.65V DC + 6 dBm sine wave	3.3 V	3.3 V		5.7			5.7		pF

 $V_{\text{CCO}}$  is the  $V_{\text{CC}}$  associated with the output port.

<sup>(2)</sup> (3)

 $V_{\rm CCI}$  is the  $V_{\rm CC}$  associated with the input port. For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current. All typical values are for T<sub>A</sub> = 25°C

# 6.6 Switching Characteristics, $V_{CCA} = 0.7 V$

See Figure 7-1 and Figure 7-2 for test circuit and loading conditions. See Figure 7-3 and Figure 7-4 for measurement waveforms.

						B-POR	T SUPPLY \	/OLTAGE (	V <sub>CCB</sub> )			
P	ARAMETER	TEST CONDITIONS		0.7 V	0.7 V ± 0.05 V		0.8 V ± 0.04 V		0.9 V ± 0.045 V		± 0.1 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A to output B	-40°C to 85°C	0.5	172	0.5	114	0.5	82	0.5	49	
	Propagation		-40°C to 125°C	0.5	172	0.5	114	0.5	82	0.5	49	] 
t <sub>pd</sub>	delay	From input B to output A	–40°C to 85°C	0.5	172	0.5	153	0.5	126	0.5	88	ns
			-40°C to 125°C	0.5	172	0.5	153	0.5	126	0.5	88	
	D: 11 "	From input OE to output A	–40°C to 85°C	0.5	192	0.5	192	0.5	192	0.5	192	
			-40°C to 125°C	0.5	195	0.5	195	0.5	195	0.5	195	
t <sub>dis</sub>	Disable time	From input OE	–40°C to 85°C	0.5	156	0.5	129	0.5	118	0.5	120	ns
		to output B	-40°C to 125°C	0.5	157	0.5	129	0.5	120	0.5	122	
	-	From input OE	–40°C to 85°C	0.5	237	0.5	237	0.5	237	0.5	237	
	Enable time	to output A	-40°C to 125°C	0.5	237	0.5	237	0.5	237	0.5	237	
t <sub>en</sub>	Enable time	From input OE	–40°C to 85°C	0.5	223	0.5	145	0.5	106	0.5	74	ns
		to output B	-40°C to 125°C	0.5	223	0.5	145	0.5	106	0.5	74	1

						B-POR	T SUPPLY V	OLTAGE (	V <sub>CCB</sub> )			
P	ARAMETER	TEST CO	TEST CONDITIONS		± 0.1 V	1.8 V	± 0.15 V	2.5 V ± 0.2 V		3.3 V :	t 0.3 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	46	0.5	49	0.5	61	0.5	142	
	Propagation	to output B	-40°C to 125°C	0.5	46	0.5	49	0.5	61	0.5	142	ns
t <sub>pd</sub>	delay	From input B	-40°C to 85°C	0.5	83	0.5	82	0.5	81	0.5	81	1115
		to output A	-40°C to 125°C	0.5	83	0.5	82	0.5	81	0.5	81	
	D: 11 "	From input OE to output A	-40°C to 85°C	0.5	192	0.5	192	0.5	192	0.5	192	ns
			-40°C to 125°C	0.5	195	0.5	195	0.5	195	0.5	195	
t <sub>dis</sub>	Disable time	From input OE	-40°C to 85°C	0.5	69	0.5	66	0.5	67	0.5	150	
		to output B	-40°C to 125°C	0.5	70	0.5	67	0.5	67	0.5	150	
		From input OE	-40°C to 85°C	0.5	237	0.5	237	0.5	237	0.5	237	
	Enable time	to output A	-40°C to 125°C	0.5	237	0.5	237	0.5	237	0.5	237	_
t <sub>en</sub>	Enable time	rom input OE	-40°C to 85°C	0.5	68	0.5	69	0.5	84	0.5	552	ns
		to output B	-40°C to 125°C	0.5	68	0.5	69	0.5	84	0.5	552	

# 6.7 Switching Characteristics, $V_{CCA} = 0.8 V$

See Figure 7-1 and Figure 7-2 for test circuit and loading conditions. See Figure 7-3 and Figure 7-4 for measurement waveforms.

						B-POR	T SUPPLY V	/OLTAGE	(V <sub>CCB</sub> )			
P	ARAMETER	TEST C	TEST CONDITIONS		0.7 V ± 0.05 V		0.8 V ± 0.04 V		0.045 V	1.2 V ± 0.1 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	153	0.5	95	0.5	62	0.5	32	
	Propagation	to output B	-40°C to 125°C	0.5	153	0.5	95	0.5	62	0.5	32	ns
t <sub>pd</sub>	delay	From input B	-40°C to 85°C	0.5	114	0.5	95	0.5	78	0.5	52	1115
		to output A	-40°C to 125°C	0.5	114	0.5	95	0.5	78	0.5	52	
	D: 11 #	From input OE to output A	-40°C to 85°C	0.5	101	0.5	101	0.5	101	0.5	101	ns
			-40°C to 125°C	0.5	103	0.5	103	0.5	103	0.5	103	
t <sub>dis</sub>	Disable time	From input OE	-40°C to 85°C	0.5	141	0.5	114	0.5	104	0.5	106	
		to output B	-40°C to 125°C	0.5	142	0.5	115	0.5	106	0.5	109	
		From input OE	-40°C to 85°C	0.5	102	0.5	102	0.5	102	0.5	102	
	Enable time	to output A	-40°C to 125°C	0.5	102	0.5	102	0.5	102	0.5	102	] 
t <sub>en</sub>		From input OE to output B	-40°C to 85°C	0.5	202	0.5	124	0.5	86	0.5	52	ns
			-40°C to 125°C	0.5	202	0.5	124	0.5	86	0.5	52	1

						B-POR	T SUPPLY	VOLTAGE (	V <sub>CCB</sub> )			
PA	ARAMETER	TEST C	ONDITIONS	1.5 V	± 0.1 V	1.8 V ±	0.15 V	2.5 V ±	0.2 V	3.3 V	± 0.3 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	26	0.5	25	0.5	25	0.5	35	
	Propagation	to output B	-40°C to 125°C	0.5	26	0.5	25	0.5	25	0.5	35	]
t <sub>pd</sub>	delay	From input B	-40°C to 85°C	0.5	42	0.5	41	0.5	40	0.5	40	ns
		to output A	-40°C to 125°C	0.5	42	0.5	41	0.5	40	0.5	40	
		From input OE	-40°C to 85°C	0.5	101	0.5	101	0.5	101	0.5	101	
	Disable time	to output A	-40°C to 125°C	0.5	103	0.5	103	0.5	103	0.5	103	]
t <sub>dis</sub>	Disable time	From input OE	-40°C to 85°C	0.5	55	0.5	51	0.5	49	0.5	51	ns
		to output B	-40°C to 125°C	0.5	57	0.5	53	0.5	50	0.5	52	
		From input OE	-40°C to 85°C	0.5	102	0.5	102	0.5	102	0.5	102	
	Enable time	to output A	-40°C to 125°C	0.5	102	0.5	102	0.5	102	0.5	102	
t <sub>en</sub>	Eliable fille	From input OE	–40°C to 85°C	0.5	44	0.5	43	0.5	45	0.5	58	ns
		to output B	-40°C to 125°C	0.5	44	0.5	43	0.5	45	0.5	58	

Submit Document Feedback

# 6.8 Switching Characteristics, $V_{CCA} = 0.9 V$

See Figure 7-1 and Figure 7-2 for test circuit and loading conditions. See Figure 7-3 and Figure 7-4 for measurement waveforms.

						B-POR	SUPPLY \	OLTAGE	(V <sub>CCB</sub> )			
P	ARAMETER	TEST CO	ONDITIONS	0.7 V :	t 0.05 V	0.8 V ±	0.04 V	0.9 V ±	0.045 V	1.2 V	± 0.1 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	–40°C to 85°C	0.5	127	0.5	78	0.5	52	0.5	23	
	Propagation	to output B	-40°C to 125°C	0.5	127	0.5	78	0.5	52	0.5	23	
t <sub>pd</sub>	delay	From input B	–40°C to 85°C	0.5	82	0.5	63	0.5	52	0.5	39	ns
		to output A	-40°C to 125°C	0.5	82	0.5	63	0.5	52	0.5	39	
		From input OE	–40°C to 85°C	0.5	125	0.5	125	0.5	125	0.5	125	
	Disable time	to output A	-40°C to 125°C	0.5	128	0.5	128	0.5	128	0.5	128	
t <sub>dis</sub>	Disable time	From input OE	–40°C to 85°C	0.5	131	0.5	105	0.5	96	0.5	99	ns
		to output B	-40°C to 125°C	0.5	133	0.5	107	0.5	98	0.5	101	
		From input OE	–40°C to 85°C	0.5	124	0.5	124	0.5	124	0.5	124	
	Enable time	to output A	-40°C to 125°C	0.5	128	0.5	128	0.5	128	0.5	128	
t <sub>en</sub>	Enable time	From input OE	–40°C to 85°C	0.5	191	0.5	113	0.5	75	0.5	41	ns
		to output B	-40°C to 125°C	0.5	191	0.5	113	0.5	75	0.5	41	

						B-POF	RT SUPPLY	VOLTAGE	(V <sub>CCB</sub> )			
P	ARAMETER	TEST C	ONDITIONS	1.5 V	± 0.1 V	1.8 V	± 0.15 V	2.5 V	± 0.2 V	3.3 V	± 0.3 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	17	0.5	15	0.5	14	0.5	17	
	Propagation	to output B	-40°C to 125°C	0.5	17	0.5	15	0.5	14	0.5	17	ns
t <sub>pd</sub>	delay	From input B	-40°C to 85°C	0.5	28	0.5	24	0.5	22	0.5	22	1 115
		to output A	-40°C to 125°C	0.5	28	0.5	24	0.5	22	0.5	22	
		From input OE	-40°C to 85°C	0.5	125	0.5	125	0.5	125	0.5	125	
	Disable time	to output A	-40°C to 125°C	0.5	128	0.5	128	0.5	128	0.5	128	]
t <sub>dis</sub>	Disable time	From input OE	-40°C to 85°C	0.5	47	0.5	44	0.5	40	0.5	73	ns
		to output B	-40°C to 125°C	0.5	50	0.5	46	0.5	42	0.5	73	
		From input OE	-40°C to 85°C	0.5	124	0.5	124	0.5	124	0.5	124	
	Enable time	to output A	-40°C to 125°C	0.5	128	0.5	128	0.5	128	0.5	128	]
t <sub>en</sub>	Enable time	From input OE	-40°C to 85°C	0.5	34	0.5	32	0.5	31	0.5	35	ns
		to output B	-40°C to 125°C	0.5	34	0.5	32	0.5	31	0.5	35	



# 6.9 Switching Characteristics, $V_{CCA} = 1.2 V$

See Figure 7-1 and Figure 7-2 for test circuit and loading conditions. See Figure 7-3 and Figure 7-4 for measurement waveforms.

						B-PORT	SUPPLY V	OLTAGE	(V <sub>CCB</sub> )			
PA	RAMETER	TEST C	ONDITIONS	0.7 V	± 0.05 V	0.8 V	± 0.04 V	0.9 V ±	0.045 V	1.2 V	± 0.1 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	–40°C to 85°C	0.5	88	0.5	52	0.5	39	0.5	15	
	Propagation	to output B	-40°C to 125°C	0.5	88	0.5	52	0.5	39	0.5	15	ns
t <sub>pd</sub>	delay	From input B	–40°C to 85°C	0.5	49	0.5	32	0.5	23	0.5	15	115
		to output A	-40°C to 125°C	0.5	49	0.5	32	0.5	23	0.5	15	
		From input	–40°C to 85°C	0.5	87	0.5	87	0.5	87	0.5	87	
<b>+</b>	Disable time	OE to output A	-40°C to 125°C	0.5	91	0.5	91	0.5	91	0.5	91	ns
t <sub>dis</sub>	Disable tillle	From input	–40°C to 85°C	0.5	119	0.5	94	0.5	85	0.5	89	115
		OE to output B	-40°C to 125°C	0.5	121	0.5	96	0.5	88	0.5	93	
	,	From input	-40°C to 85°C	0.5	34	0.5	34	0.5	34	0.5	34	
	Enable time	OE to output A	-40°C to 125°C	0.5	36	0.5	36	0.5	36	0.5	36	ns
t <sub>en</sub>	LHADIC UITIC	From input	–40°C to 85°C	0.5	168	0.5	98	0.5	61	0.5	29	115
		OE to output B	-40°C to 125°C	0.5	168	0.5	98	0.5	61	0.5	30	

						B-POI	RT SUPPLY	VOLTAGE	(V <sub>CCB</sub> )			
P.	ARAMETER	TEST C	ONDITIONS	1.5 V	± 0.1 V	1.8 V	± 0.15 V	2.5 V	± 0.2 V	3.3 V	± 0.3 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	10	0.5	9	0.5	7	0.5	7	
	Propagation	to output B	-40°C to 125°C	0.5	10	0.5	9	0.5	7	0.5	8	ns
t <sub>pd</sub>	delay	From input B	-40°C to 85°C	0.5	13	0.5	11	0.5	8	0.5	7	115
		to output A	-40°C to 125°C	0.5	13	0.5	11	0.5	8	0.5	7	
		From input OE	-40°C to 85°C	0.5	87	0.5	87	0.5	87	0.5	87	
	Disable time	to output A	-40°C to 125°C	0.5	91	0.5	91	0.5	91	0.5	91	
t <sub>dis</sub>	Disable time	From input OE	-40°C to 85°C	0.5	38	0.5	35	0.5	31	0.5	29	ns
		to output B	-40°C to 125°C	0.5	41	0.5	38	0.5	33	0.5	31	
		From input OE	-40°C to 85°C	0.5	34	0.5	34	0.5	34	0.5	34	
	Enable time	to output A	-40°C to 125°C	0.5	36	0.5	36	0.5	36	0.5	36	
t <sub>en</sub>	Eliable tille	From input OE	-40°C to 85°C	0.5	22	0.5	19	0.5	17	0.5	17	ns
		to output B	-40°C to 125°C	0.5	23	0.5	20	0.5	18	0.5	18	

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



# 6.10 Switching Characteristics, $V_{CCA} = 1.5 V$

See Figure 7-1 and Figure 7-2 for test circuit and loading conditions. See Figure 7-3 and Figure 7-4 for measurement waveforms.

						B-POR	T SUPPLY \	/OLTAGE (	V <sub>CCB</sub> )			
F	PARAMETER	TEST CO	NDITIONS	0.7 V :	± 0.05 V	0.8 V	0.04 V	0.9 V ±	0.045 V	1.2 V :	t 0.1 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	84	0.5	42	0.5	28	0.5	13	
	Propagation	to output B	-40°C to 125°C	0.5	84	0.5	42	0.5	28	0.5	13	
<sup>l</sup> pd	delay	From input B	-40°C to 85°C	0.5	46	0.5	26	0.5	17	0.5	10	ns
		to output A	-40°C to 125°C	0.5	46	0.5	26	0.5	17	0.5	10	
		From input OE	-40°C to 85°C	0.5	34	0.5	34	0.5	34	0.5	34	
	Disable time	to output A	-40°C to 125°C	0.5	37	0.5	37	0.5	37	0.5	37	
dis	Disable time	From input OE	-40°C to 85°C	0.5	115	0.5	89	0.5	80	0.5	85	ns
		to output B	-40°C to 125°C	0.5	117	0.5	91	0.5	83	0.5	89	
		From input OE	-40°C to 85°C	0.5	21	0.5	21	0.5	21	0.5	21	
	Enable time	to output A	-40°C to 125°C	0.5	23	0.5	23	0.5	23	0.5	23	
en	Enable time	From input OE	-40°C to 85°C	0.5	159	0.5	90	0.5	55	0.5	24	ns
		to output B	-40°C to 125°C	0.5	159	0.5	90	0.5	55	0.5	25	

						B-POR	T SUPPLY	VOLTAGE	(V <sub>CCB</sub> )			
F	PARAMETER	TEST CO	NDITIONS	1.5 V	± 0.1 V	1.8 V ±	0.15 V	2.5 V	± 0.2 V	3.3 V :	t 0.3 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	9	0.5	7	0.5	6	0.5	5	
	Propagation	to output B	-40°C to 125°C	0.5	9	0.5	7	0.5	6	0.5	6	ns
t <sub>pd</sub>	delay	From input B	–40°C to 85°C	0.5	9	0.5	7	0.5	6	0.5	5	115
		to output A	-40°C to 125°C	0.5	9	0.5	8	0.5	6	0.5	5	
		From input OE	–40°C to 85°C	0.5	34	0.5	34	0.5	34	0.5	34	
	Disable time	to output A	-40°C to 125°C	0.5	37	0.5	37	0.5	37	0.5	37	
t <sub>dis</sub>	Disable time	From input OE	–40°C to 85°C	0.5	35	0.5	31	0.5	28	0.5	25	ns
		to output B	-40°C to 125°C	0.5	38	0.5	34	0.5	31	0.5	27	
		From input OE	–40°C to 85°C	0.5	21	0.5	21	0.5	21	0.5	21	
	Fachle #ass	to output A	-40°C to 125°C	0.5	23	0.5	23	0.5	23	0.5	23	
t <sub>en</sub>	Enable time	From input OE	–40°C to 85°C	0.5	17	0.5	15	0.5	12	0.5	11	ns
		to output B	-40°C to 125°C	0.5	18	0.5	15	0.5	13	0.5	12	



# 6.11 Switching Characteristics, $V_{CCA} = 1.8 V$

See Figure 7-1 and Figure 7-2 for test circuit and loading conditions. See Figure 7-3 and Figure 7-4 for measurement waveforms.

						B-POR1	SUPPLY V	OLTAGE (	V <sub>CCB</sub> )			
F	PARAMETER	TEST CO	NDITIONS	0.7 V	± 0.05 V	0.8 V	t 0.04 V	0.9 V ±	0.045 V	1.2 V	± 0.1 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	82	0.5	41	0.5	24	0.5	11	
	Propagation	to output B	-40°C to 125°C	0.5	82	0.5	41	0.5	24	0.5	11	no
<sup>t</sup> pd	delay	From input B	-40°C to 85°C	0.5	49	0.5	25	0.5	15	0.5	9	ns
		to output A	-40°C to 125°C	0.5	49	0.5	25	0.5	15	0.5	9	
		From input OE	-40°C to 85°C	0.5	37	0.5	37	0.5	37	0.5	37	
	Disable time	to output A	-40°C to 125°C	0.5	40	0.5	40	0.5	40	0.5	40	ns
dis	Disable time	From input OE	-40°C to 85°C	0.5	113	0.5	87	0.5	78	0.5	83	IIS
		to output B	-40°C to 125°C	0.5	115	0.5	89	0.5	81	0.5	87	
		From input OE	-40°C to 85°C	0.5	17	0.5	17	0.5	17	0.5	17	
en	Enable time	to output A	-40°C to 125°C	0.5	19	0.5	19	0.5	19	0.5	19	
	Enable time	From input OE	-40°C to 85°C	0.5	157	0.5	88	0.5	54	0.5	23	ns
		to output B	-40°C to 125°C	0.5	157	0.5	88	0.5	54	0.5	23	

						B-POR	T SUPPLY V	/OLTAGE (	V <sub>CCB</sub> )			
F	PARAMETER	TEST CO	NDITIONS	1.5 V	± 0.1 V	1.8 V	± 0.15 V	2.5 V	± 0.2 V	3.3 V :	t 0.3 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	–40°C to 85°C	0.5	8	0.5	6	0.5	5	0.5	5	
	Propagation	to output B	-40°C to 125°C	0.5	8	0.5	7	0.5	6	0.5	5	ns
t <sub>pd</sub>	delay	From input B	-40°C to 85°C	0.5	7	0.5	6	0.5	5	0.5	4	1115
		to output A	-40°C to 125°C	0.5	7	0.5	7	0.5	5	0.5	4	
		From input OE	-40°C to 85°C	0.5	37	0.5	37	0.5	37	0.5	37	
	Disable time	to output A	-40°C to 125°C	0.5	40	0.5	40	0.5	40	0.5	40	ns
t <sub>dis</sub>	Disable time	From input OE	-40°C to 85°C	0.5	33	0.5	30	0.5	27	0.5	57	1115
		to output B	-40°C to 125°C	0.5	36	0.5	33	0.5	29	0.5	60	
		From input OE	-40°C to 85°C	0.5	17	0.5	17	0.5	17	0.5	17	
	Enable time	to output A	-40°C to 125°C	0.5	19	0.5	19	0.5	19	0.5	19	
t <sub>en</sub>	Enable little	From input OE	-40°C to 85°C	0.5	15	0.5	13	0.5	10	0.5	9	ns
		to output B	-40°C to 125°C	0.5	16	0.5	14	0.5	11	0.5	10	

Submit Document Feedback



# 6.12 Switching Characteristics, $V_{CCA} = 2.5 V$

See Figure 7-1 and Figure 7-2 for test circuit and loading conditions. See Figure 7-3 and Figure 7-4 for measurement waveforms.

						B-PORT	SUPPLY V	OLTAGE (	V <sub>CCB</sub> )			
F	PARAMETER	TEST CO	ONDITIONS	0.7 V :	t 0.05 V	0.8 V	± 0.04 V	0.9 V ±	0.045 V	1.2 V	± 0.1 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	81	0.5	40	0.5	22	0.5	8	
	Propagation	to output B	–40°C to 125°C	0.5	81	0.5	40	0.5	22	0.5	8	no
<sup>t</sup> pd	delay	From input B	-40°C to 85°C	0.5	61	0.5	25	0.5	14	0.5	7	ns
		to output A	-40°C to 125°C	0.5	61	0.5	25	0.5	14	0.5	7	
		From input OE	-40°C to 85°C	0.5	25	0.5	25	0.5	25	0.5	25	
	Disable time	to output A	-40°C to 125°C	0.5	28	0.5	28	0.5	28	0.5	28	ns
dis	Disable time	From input OE	-40°C to 85°C	0.5	111	0.5	85	0.5	76	0.5	81	ns
		to output B	-40°C to 125°C	0.5	113	0.5	87	0.5	78	0.5	84	
		From input OE	-40°C to 85°C	0.5	11	0.5	11	0.5	11	0.5	11	
en	Enable time	to output A	-40°C to 125°C	0.5	12	0.5	12	0.5	12	0.5	12	
	Enable time	From input OE	-40°C to 85°C	0.5	155	0.5	86	0.5	52	0.5	21	ns
		to output B	-40°C to 125°C	0.5	155	0.5	86	0.5	52	0.5	21	

						B-PORT	SUPPLY V	OLTAGE (	V <sub>CCB</sub> )			
F	PARAMETER	TEST CO	NDITIONS	1.5 V	± 0.1 V	1.8 V ±	0.15 V	2.5 V	± 0.2 V	3.3 V	± 0.3 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	6	0.5	5	0.5	4	0.5	4	
	Propagation	to output B	-40°C to 125°C	0.5	6	0.5	5	0.5	5	0.5	4	ns
t <sub>pd</sub>	delay	From input B	-40°C to 85°C	0.5	6	0.5	5	0.5	4	0.5	4	115
		to output A	-40°C to 125°C	0.5	6	0.5	5	0.5	5	0.5	4	
		From input OE	–40°C to 85°C	0.5	25	0.5	25	0.5	25	0.5	25	
	Disable time	to output A	-40°C to 125°C	0.5	28	0.5	28	0.5	28	0.5	28	
t <sub>dis</sub>	Disable time	From input OE	-40°C to 85°C	0.5	31	0.5	28	0.5	25	0.5	23	ns
		to output B	-40°C to 125°C	0.5	34	0.5	31	0.5	28	0.5	25	
		From input OE	-40°C to 85°C	0.5	11	0.5	11	0.5	11	0.5	11	
	Enable time	to output A	-40°C to 125°C	0.5	12	0.5	12	0.5	12	0.5	12	
t <sub>en</sub>	Eliable tille	From input OE	-40°C to 85°C	0.5	14	0.5	11	0.5	9	0.5	7	ns
		to output B	-40°C to 125°C	0.5	14	0.5	12	0.5	9	0.5	8	



# 6.13 Switching Characteristics, $V_{CCA} = 3.3 V$

See Figure 7-1 and Figure 7-2 for test circuit and loading conditions. See Figure 7-3 and Figure 7-4 for measurement waveforms.

						B-POR	T SUPPLY \	/OLTAGE	(V <sub>CCB</sub> )			
F	PARAMETER	TEST CO	ONDITIONS	0.7 V :	± 0.05 V	0.8 V	t 0.04 V	0.9 V ±	0.045 V	1.2 V :	± 0.1 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	81	0.5	40	0.5	22	0.5	7	
	Propagation	to output B	-40°C to 125°C	0.5	81	0.5	40	0.5	22	0.5	7	
t <sub>pd</sub>	delay	From input B	-40°C to 85°C	0.5	142	0.5	35	0.5	17	0.5	7	ns
		to output A	-40°C to 125°C	0.5	142	0.5	35	0.5	17	0.5	8	
		From input OE	-40°C to 85°C	0.5	22	0.5	22	0.5	22	0.5	22	
	Disable time	to output A	-40°C to 125°C	0.5	24	0.5	24	0.5	24	0.5	24	
t <sub>dis</sub>	Disable time	From input OE	-40°C to 85°C	0.5	111	0.5	84	0.5	75	0.5	80	ns
		to output B	-40°C to 125°C	0.5	113	0.5	86	0.5	78	0.5	83	
		From input OE	-40°C to 85°C	0.5	9	0.5	9	0.5	9	0.5	9	
	En abla Ainsa	to output A	-40°C to 125°C	0.5	10	0.5	10	0.5	10	0.5	10	
t <sub>en</sub>	Enable time	From input OE	-40°C to 85°C	0.5	154	0.5	86	0.5	51	0.5	20	ns
		to output B	-40°C to 125°C	0.5	154	0.5	86	0.5	51	0.5	20	

					B-POR	T SUPPLY	VOLTAGE	(V <sub>CCB</sub> )				
F	PARAMETER	TEST CO	1.5 V	1.5 V ± 0.1 V		: 0.15 V	2.5 V ± 0.2 V		3.3 V ± 0.3 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
		From input A	–40°C to 85°C	0.5	5	0.5	4	0.5	4	0.5	4	
	Propagation	to output B	–40°C to 125°C	0.5	5	0.5	4	0.5	4	0.5	4	] no
t <sub>pd</sub>	delay	From input B to output A	–40°C to 85°C	0.5	5	0.5	5	0.5	4	0.5	4	ns
			–40°C to 125°C	0.5	6	0.5	5	0.5	4	0.5	4	
		From input OE to output A  From input OE	–40°C to 85°C	0.5	22	0.5	22	0.5	22	0.5	22	
	Disable time		-40°C to 125°C	0.5	24	0.5	24	0.5	24	0.5	24	ns
t <sub>dis</sub>	Disable time		–40°C to 85°C	0.5	30	0.5	27	0.5	25	0.5	23	1 115
		to output B	–40°C to 125°C	0.5	33	0.5	30	0.5	27	0.5	25	
		From input OE	–40°C to 85°C	0.5	9	0.5	9	0.5	9	0.5	9	
	Enable time	to output A	–40°C to 125°C	0.5	10	0.5	10	0.5	10	0.5	10	
t <sub>en</sub>	Enable time	From input OE	–40°C to 85°C	0.5	13	0.5	10	0.5	8	0.5	7	ns
		to output B	-40°C to 125°C	0.5	14	0.5	11	0.5	8	0.5	7	

Product Folder Links: SN74AXC8T245-Q1

Submit Document Feedback



# 6.14 Operating Characteristics: T<sub>A</sub> = 25°C

	PARAMETER	TES	ST CONDITIONS	MIN TYP	MAX	UNIT			
			V <sub>CCA</sub> = V <sub>CCB</sub> = 0.7 V	1.2					
			$V_{CCA} = V_{CCB} = 0.8 \text{ V}$	1.8					
			V <sub>CCA</sub> = V <sub>CCB</sub> = 0.9 V	1.8					
^	Power dissipation	C <sub>L</sub> = 0, R <sub>L</sub> = Open	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.2 V	1.7					
<b>∠</b> pdA	capacitance per transceiver (A to B: outputs enabled)	$f = 1 \text{ MHz}, t_r = t_f = 1 \text{ ns}$	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.5 V	1.7		pF			
	,		V <sub>CCA</sub> = V <sub>CCB</sub> = 1.8 V	1.7					
			V <sub>CCA</sub> = V <sub>CCB</sub> = 2.5 V	2					
			V <sub>CCA</sub> = V <sub>CCB</sub> = 3.3 V	2.5					
			V <sub>CCA</sub> = V <sub>CCB</sub> = 0.7 V	1.1					
			$V_{CCA} = V_{CCB} = 0.8 \text{ V}$	1.8					
			V <sub>CCA</sub> = V <sub>CCB</sub> = 0.9 V	1.8					
_	Power dissipation	C <sub>L</sub> = 0, R <sub>L</sub> = Open	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.2 V	1.7					
<b>⊅</b> pdA	capacitance per transceiver (A to B: outputs disabled)	$f = 1 \text{ MHz}, t_r = t_f = 1 \text{ ns}$	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.5 V	1.7		pF			
			V <sub>CCA</sub> = V <sub>CCB</sub> = 1.8 V	1.7					
			$V_{CCA} = V_{CCB} = 2.5 \text{ V}$	2					
			$V_{CCA} = V_{CCB} = 3.3 \text{ V}$	2.1					
			V <sub>CCA</sub> = V <sub>CCB</sub> = 0.7 V	9.3					
			$V_{CCA} = V_{CCB} = 0.8 \text{ V}$	11.8					
			$V_{CCA} = V_{CCB} = 0.9 \text{ V}$	11.8		pF			
_	Power dissipation	C <sub>L</sub> = 0, R <sub>L</sub> = Open	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.2 V	12					
PpdA	capacitance per transceiver (B to A: outputs enabled)	$f = 1 \text{ MHz}, t_r = t_f = 1 \text{ ns}$	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.5 V	12.2					
	,		V <sub>CCA</sub> = V <sub>CCB</sub> = 1.8 V	13					
			V <sub>CCA</sub> = V <sub>CCB</sub> = 2.5 V	16.4					
			V <sub>CCA</sub> = V <sub>CCB</sub> = 3.3 V	18.1					
			V <sub>CCA</sub> = V <sub>CCB</sub> = 0.7 V	2.6					
			$V_{CCA} = V_{CCB} = 0.8 \text{ V}$	1.2					
			$V_{CCA} = V_{CCB} = 0.9 \text{ V}$	1.1					
	Power dissipation	C <sub>L</sub> = 0, R <sub>L</sub> = Open	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.2 V	1.2		pF			
pdA	capacitance per transceiver (B to A: outputs disabled)	$f = 1 \text{ MHz}, t_r = t_f = 1 \text{ ns}$	5,1.L 5ps.:						
	(D to 7 ii outputo dicabica)		V <sub>CCA</sub> = V <sub>CCB</sub> = 1.8 V	1.3					
			$V_{CCA} = V_{CCB} = 2.5 \text{ V}$ 1.6						
			V <sub>CCA</sub> = V <sub>CCB</sub> = 3.3 V	3.9					




# 6.14 Operating Characteristics: T<sub>A</sub> = 25°C (continued)

	PARAMETER	TES	ST CONDITIONS	MIN TYF	P MAX	UNIT			
			V <sub>CCA</sub> = V <sub>CCB</sub> = 0.7 V	9.3					
			V <sub>CCA</sub> = V <sub>CCB</sub> = 0.8 V	11.7	7				
	Power dissipation		V <sub>CCA</sub> = V <sub>CCB</sub> = 0.9 V	11.8	3				
		$C_L = 0$ , $R_L = Open$	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.2 V	11.9	)				
C <sub>pdB</sub>	capacitance per transceiver (A to B: outputs enabled)	$f = 1 \text{ MHz}, t_r = t_f = 1 \text{ ns}$	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.5 V	12.2	2	pF			
	,		V <sub>CCA</sub> = V <sub>CCB</sub> = 1.8 V	12.9	)				
			V <sub>CCA</sub> = V <sub>CCB</sub> = 2.5 V	16.3	3				
C <sub>pdB</sub>			V <sub>CCA</sub> = V <sub>CCB</sub> = 3.3 V	18					
			V <sub>CCA</sub> = V <sub>CCB</sub> = 0.7 V	2.6					
			$V_{CCA} = V_{CCB} = 0.8 \text{ V}$	11.7	7				
			V <sub>CCA</sub> = V <sub>CCB</sub> = 0.9 V	11.8	3				
C 15	Power dissipation	$C_L = 0$ , $R_L = Open$ $f = 1$ MHz, $t_r = t_f = 1$ ns	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.2 V	11.9	)				
∪ <sub>pdB</sub>	capacitance per transceiver (A to B: outputs disabled)		V <sub>CCA</sub> = V <sub>CCB</sub> = 1.5 V	12.2	2	pF			
			V <sub>CCA</sub> = V <sub>CCB</sub> = 1.8 V	12.9	)				
			V <sub>CCA</sub> = V <sub>CCB</sub> = 2.5 V	16.3	3				
			V <sub>CCA</sub> = V <sub>CCB</sub> = 3.3 V	3.9					
			V <sub>CCA</sub> = V <sub>CCB</sub> = 0.7 V	1.2		pF			
		C <sub>L</sub> = 0, R <sub>L</sub> = Open	V <sub>CCA</sub> = V <sub>CCB</sub> = 0.8 V	1.8					
			$V_{CCA} = V_{CCB} = 0.9 \text{ V}$	1.8					
	Power dissipation		V <sub>CCA</sub> = V <sub>CCB</sub> = 1.2 V	1.7					
C <sub>pdB</sub>	capacitance per transceiver (B to A: outputs enabled)	$f = 1 \text{ MHz}, t_r = t_f = 1 \text{ ns}$	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.5 V	1.7					
	,		V <sub>CCA</sub> = V <sub>CCB</sub> = 1.8 V	1.7					
			V <sub>CCA</sub> = V <sub>CCB</sub> = 2.5 V	2					
			V <sub>CCA</sub> = V <sub>CCB</sub> = 3.3 V	2.5					
			$V_{CCA} = V_{CCB} = 0.7 \text{ V}$	1.1					
			$V_{CCA} = V_{CCB} = 0.8 \text{ V}$	1.8					
			V <sub>CCA</sub> = V <sub>CCB</sub> = 0.9 V	1.8					
	Power dissipation	$C_L = 0$ , $R_L = Open$	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.2 V	1.7					
C <sub>pdB</sub>	capacitance per transceiver (B to A: outputs disabled)	$f = 1 \text{ MHz}, t_r = t_f = 1 \text{ ns}$	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.5 V	1.7		pF			
	,		V <sub>CCA</sub> = V <sub>CCB</sub> = 1.8 V	1.7					
			V <sub>CCA</sub> = V <sub>CCB</sub> = 2.5 V	2					
			V <sub>CCA</sub> = V <sub>CCB</sub> = 3.3 V	2.1					




### 6.15 Typical Characteristics



### 7 Parameter Measurement Information

Unless otherwise noted, all input pulses are supplied by generators having the following characteristics:

- f =1 MHz
- $Z_0 = 50 \Omega$
- dv / dt ≤ 1 ns/V




A. C<sub>L</sub> includes probe and jig capacitance.

Figure 7-1. Load Circuit

Parameter	V <sub>cco</sub>	RL	CL	S1	$V_{TP}$
t <sub>pd</sub>	1.1 V - 3.6 V	2 kΩ	15 pF	Open	N/A
·pα	0.65 V - 0.95 V	20 kΩ	15 pF	Open	N/A
	3 V - 3.6 V	2 kΩ	15 pF	2 X V <sub>CCO</sub>	0.3 V
. (1) . (1)	1.65 V - 2.7 V	2 kΩ	15 pF	2 X V <sub>CCO</sub>	0.15 V
t <sub>en</sub> <sup>(1)</sup> , t <sub>dis</sub> <sup>(1)</sup>	1.1 V - 1.6 V	2 kΩ	15 pF	2 X V <sub>CCO</sub>	0.1 V
	0.65 V - 0.95 V	20 kΩ	15 pF	2 X V <sub>CCO</sub>	0.1 V
	3 V - 3.6 V	2 kΩ	15 pF	GND	0.3 V
t <sub>en</sub> (2), t <sub>dis</sub> (2)	1.65V - 2.7 V	2 kΩ	15 pF	GND	0.15 V
-on , suis	1.1 V - 1.6 V	2 kΩ	15 pF	GND	0.1 V
	0.65 V - 0.95 V	20 kΩ	15 pF	GND	0.1 V

- A. Output waveform on the conditions that input is driven to a valid Logic Low.
- B. Output waveform on the condition that input is driven to a valid Logic High.


Figure 7-2. Load Circuit Conditions



- A. V<sub>CCI</sub> is the supply pin associated with the input port.
- B.  $V_{OH}$  and  $V_{OL}$  are typical output voltage levels with specified  $R_L$ ,  $C_L$ , and  $S_1$ .

Figure 7-3. Propagation Delay





- A. Output waveform on the condition that input is driven to a valid Logic Low.
- B. Output waveform on the condition that input is driven to a valid Logic High.
- C.  $V_{\text{CCO}}$  is the supply pin associated with the output port.
- D.  $\;\;$  V<sub>OH</sub> and V<sub>OL</sub> are typical output voltage levels with specified R<sub>L</sub>, C<sub>L</sub>, and S<sub>1</sub>.

Figure 7-4. Enable Time And Disable Time




## **8 Detailed Description**

### 8.1 Overview

The SN74AXC8T245-Q1 device is an 8-bit, dual-supply non-inverting transceiver with bidirectional voltage level translation. The I/O pins labeled with A and the control pins (DIR1, DIR2, and  $\overline{\text{OE}}$ ) are supported by V<sub>CCA</sub>, and the I/O pins labeled with B are supported by V<sub>CCB</sub>. The A port and the B port are able to accept I/O voltages ranging from 0.65 V to 3.6 V.

## 8.2 Functional Block Diagram



Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



#### 8.3 Feature Description

#### 8.3.1 Up-Translation and Down-Translation From 0.65 V to 3.6 V

Both supply pins are configured from 0.65 V to 3.6 V, which makes the device suitable for translating between any of the low voltage nodes (0.7 V, 0.8 V, 0.9 V, 1.2 V, 1.8 V, 2.5 V, and 3.3 V).

#### 8.3.2 Multiple Direction Control Pins

Two control pins are used to configure the 8 data I/Os. I/O channels 1 through 4 are grouped together and I/O channels 5 through 8 are banked together. The benefit of this is to permit simultaneous up-translation and down-translation within one device. This eliminates the need for multiple devices, where each device can only provide up-translation or down-translation sequentially. Simultaneous up and down translation is supported when both  $V_{\rm CCA}$  and  $V_{\rm CCB}$  are at least 1.40 V.

### 8.3.3 I<sub>off</sub> Supports Partial-Power-Down Mode Operation

This feature is to limit the leakage current of an I/O pin being driven to a voltage as large as 3.6 V while having its corresponding power supply rail powered down. This is represented by the I<sub>off</sub> parameter in the *Electrical Characteristics* table.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

#### 8.3.4 Wettable Flanks

This device includes wettable flanks for at least one package. See the *Features* section on the front page of the data sheet for which packages include this feature.




Figure 8-1. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering

Wettable flanks help improve side wetting after soldering which makes QFN packages easier to inspect with automatic optical inspection (AOI). A wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet as shown in Figure 8-1. Please see the mechanical drawing for additional details.

#### 8.4 Device Functional Modes

All control inputs are referenced to  $V_{CCA}$  and must be driven to a valid Logic High or Logic Low (that is, not floating) to assure proper device operation and to prevent excessive power consumption. Table 8-1 summarizes the possible modes of device operation based on the configuration of the control inputs.

	CONTROL INPUTS(1	)	Signal Direction				
ŌĒ	DIR1	DIR2	Bits 1:4 Bits 5:8				
Н	X	X	Disable	d (Hi-Z)			
L	L	L	B to A				
L	L	Н	B to A	A to B			
L	Н	L	A t	o B			
L	Н	Н	A to B	B to A			

Table 8-1. Function Table

(1) Input circuits of the data I/Os are always active and must be driven to a valid logic level.



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The AEC-Q100 qualified SN74AXC8T245-Q1 device can be used in level-translation applications for interfacing devices or systems operating at different voltage nodes. Figure 9-1 depicts an application in which the SN74AXC8T245-Q1 device is up-translating a 0.7 V input to a 3.3 V output to interface between a system controller and a peripheral device.

## 9.2 Typical Application




Figure 9-1. Typical Application Schematic

### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 9-1.

**Table 9-1. Design Parameters** 

DESIGN PARAMETERS	EXAMPLE VALUE
Input voltage range	0.65 V to 3.6 V
Output voltage range	0.65 V to 3.6 V

#### 9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- · Input voltage range
  - Use the supply voltage of the device that is driving the SN74AXC8T245-Q1 device to determine the input voltage range. For a valid logic high the value must exceed the  $V_{IH}$  of the input port. For a valid logic low the value must be less than the  $V_{IL}$  of the input port.
- · Output voltage range
  - Use the supply voltage of the device that the SN74AXC8T245-Q1 device is driving to determine the output voltage range.

### 9.2.3 Application Curve




Figure 9-2. Translation Up (0.7 V to 3.3 V) at 2.5 MHz

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



### 10 Power Supply Recommendations

Always apply a ground reference to the GND pins first. There are no additional requirements for power supply sequencing.

This device was designed with various power supply sequencing methods in mind to help prevent unintended triggering of downstream devices. For more information regarding the power up glitch performance of the AXC family of level translators, see the *Power Sequencing for AXC Family of Devices* application report.

### 11 Layout

### 11.1 Layout Guidelines

To assure reliability of the device, follow common printed-circuit board layout guidelines.

- Use bypass capacitors on power supplies.
- · Use short trace lengths to avoid excessive loading.
- Place pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements.

### 11.2 Layout Example




Figure 11-1. SN74AXC8T245-Q1 Device Layout Example

## 12 Device and Documentation Support

### **12.1 Documentation Support**

#### 12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, SN74AXC8245-Q1 Evaluation Module user's guide
- Texas Instruments, Implications of Slow or Floating CMOS Inputs application report
- · Texas Instruments, Power Sequencing for AXC Family of Devices application report

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 8-Nov-2021

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CAXC8T245QRHLRQ1	ACTIVE	VQFN	RHL	24	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AX8T245Q	Samples
CAXC8T245QWRGYRQ1	ACTIVE	VQFN	RGY	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	AX8T245Q	Samples
SN74AXC8T245QPWRQ1	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AX8T245Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

## **PACKAGE OPTION ADDENDUM**

www.ti.com 8-Nov-2021

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74AXC8T245-Q1:

Catalog: SN74AXC8T245

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

## PACKAGE MATERIALS INFORMATION

www.ti.com 21-Oct-2021

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device Device	Pins	SPQ	Reel Diameter	Reel Width	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant		
	Type	Drawing				W1 (mm)	()	()	()	()	()	
CAXC8T245QRHLRQ1	VQFN	RHL	24	1000	330.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
CAXC8T245QWRGYRQ1	VQFN	RGY	24	3000	330.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
SN74AXC8T245QPWRQ1	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

www.ti.com 21-Oct-2021




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CAXC8T245QRHLRQ1	VQFN	RHL	24	1000	367.0	367.0	35.0
CAXC8T245QWRGYRQ1	VQFN	RGY	24	3000	367.0	367.0	35.0
SN74AXC8T245QPWRQ1	TSSOP	PW	24	2000	853.0	449.0	35.0

5.5 x 3.5 mm, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK-NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PLASTIC QUAD FLATPACK- NO LEAD




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated