

www.ti.com

# 10-A, 4.5-V to 14-V INPUT, NON-ISOLATED, WIDE-OUTPUT, ADJUSTABLE POWER MODULE WITH TURBOTRANS™

## **FEATURES**

- Up to 10-A Output Current
- 4.5-V to 14-V Input Voltage
- Wide-Output Voltage Adjust (0.69 V to 5.5 V)
- ±1.5% Total Output Voltage Variation
- Efficiencies up to 96%
- Output Overcurrent Protection (Nonlatching, Auto-Reset)
- Operating Temperature: –40°C to 85°C
- Safety Agency Approvals:
  - UL/IEC/CSA-C22.2 60950-1
- Prebias Startup
- On/Off Inhibit
- Differential Output Voltage Remote Sense
- Adjustable Undervoltage Lockout
- Auto-Track™ Sequencing
- Ceramic Capacitor Version (PTH08T241W)

- TurboTrans™ Technology
- Designed to meet Ultra-Fast Transient Requirements up to 300 A/μs
- SmartSync Technology

## **APPLICATIONS**

- Complex Multi-Voltage Systems
- Microprocessors
- Bus Drivers



## **DESCRIPTION**

The PTH08T240/241W is a high-performance 10-A rated, non-isolated power module. These modules represent the 2nd generation of the popular PTH series power modules and include a reduced footprint and additional features. The PTH08T241W is optimized to be used with all ceramic capacitors.

Operating from an input voltage range of 4.5 V to 14 V, the PTH08T240/241W requires a single resistor to set the output voltage to any value over the range, 0.69 V to 5.5 V. The wide input voltage range makes the PTH08T240/241W particularly suitable for advanced computing and server applications that utilize a loosely regulated 8-V to 12-V intermediate distribution bus. Additionally, the wide input voltage range increases design flexibility by supporting operation with tightly regulated 5-V, 8-V, or 12-V intermediate bus architectures.

The module incorporates a comprehensive list of features. Output over-current and over-temperature shutdown protects against most load faults. A differential remote sense ensures tight load regulation. An adjustable under-voltage lockout allows the turn-on voltage threshold to be customized. Auto-Track™sequencing is a popular feature that greatly simplifies the simultaneous power-up and power-down of multiple modules in a power system.

The PTH08T240/241W includes new patent pending technologies, **TurboTrans™** and **SmartSync**. The TurboTrans feature optimizes the transient response of the regulator while simultaneously reducing the quantity of external output capacitors required to meet a target voltage deviation specification. Additionally, for a target output capacitor bank, TurboTrans can be used to significantly improve the regulators transient response by reducing the peak voltage deviation. SmartSync allows for switching frequency synchronization of multiple modules, thus simplifying EMI noise suppression tasks and reducing input capacitor RMS current requirements. The module uses double-sided surface mount construction to provide a low profile and compact footprint. Package options include both through-hole and surface mount configurations that are lead (Pb) - free and RoHS compatible.

M


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Auto-Track, TMS320 are trademarks of Texas Instruments.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



A. R<sub>SET</sub> required to set the output voltage to a value higher than 0.69 V. See *Electrical Characteristics* table.



A. R<sub>SET</sub> required to set the output voltage to a value higher than 0.69 V. See *Electrical Characteristics* table.



## **ORDERING INFORMATION**

For the most current package and ordering information, see the Package Option Addendum at the end of this datasheet, or see the TI website at www.ti.com.

## **DATASHEET TABLE OF CONTENTS**

DATASHEET SECTION	PAGE NUMBER
ENVIRONMENTAL AND ABSOLUTE MAXIMUM RATINGS	3
ELECTRICAL CHARACTERISTICS TABLE (PTH08T240W)	4
ELECTRICAL CHARACTERISTICS TABLE (PTH08T241W)	6
TERMINAL FUNCTIONS	8
TYPICAL CHARACTERISTICS (V <sub>I</sub> = 12V)	9
TYPICAL CHARACTERISTICS (V <sub>I</sub> = 5V)	10
ADJUSTING THE OUTPUT VOLTAGE	11
INPUT & OUTPUT CAPACITOR RECOMMENDATIONS	13
TURBOTRANS™ INFORMATION	17
UNDERVOLTAGE LOCKOUT (UVLO)	22
SOFT-START POWER-UP	23
OUTPUT INHIBIT	24
OVER-CURRENT PROTECTION	25
OVER-TEMPERATURE PROTECTION	25
REMOTE SENSE	25
SYCHRONIZATION (SMARTSYNC)	26
AUTO-TRACK SEQUENCING	27
PREBIAS START-UP	30
TAPE & REEL AND TRAY DRAWINGS	32

## **ENVIRONMENTAL AND ABSOLUTE MAXIMUM RATINGS**

(Voltages are with respect to GND)

					UNIT
$V_{Track}$	Track pin voltage			$-0.3$ to $V_1 + 0.3$	V
T <sub>A</sub>	Operating temperature range	Over V <sub>I</sub> range		-40 to 85	
т	Mayo coldoring temporature	Surface temperature of module body or		235	
I wave	Wave soldering temperature	pins for 5 seconds maximum.	suffix AD	260	°C
т	Solder reflow temperature	Surface temperature of module body or	suffix AS	235 <sup>(1)</sup>	
I reflow	Solder reliow temperature	pins	suffix AZ	260(1)	
T <sub>stg</sub>	Storage temperature			-40 to 125 <sup>(2)</sup>	
	Mechanical shock	Per Mil-STD-883D, Method 2002.3 1	suffix AH & AD	500	
		msec, 1/2 sine, mounted	suffix AS & AZ	250	G
	Mechanical vibration	Mil-STD-883D, Method 2007.2 20-2000 Hz	15		
	Weight			5	grams
	Flammability	Meets UL94V-O			

<sup>(1)</sup> During reflow of surface mount package version do not elevate peak temperature of the module, pins or internal components above the stated maximum.

<sup>(2)</sup> The shipping tray or tape and reel cannot be used to bake parts at temperatures higher than 65°C.



## **ELECTRICAL CHARACTERISTICS** PTH08T240W

 $T_{A} = 25^{\circ}C,\ V_{I} = 5\ V,\ V_{O} = 3.3\ V,\ C_{I} = 220\ \mu\text{F},\ C_{O} = 220\ \mu\text{F},\ \text{and}\ I_{O} = I_{O}\ \text{max}\ \text{(unless otherwise stated)}$ 

	PARAMETER		TEST CONDITIONS		PTI	H08T240W	1	UNIT
				MIN	TYP	MAX		
Io	Output current	Over V <sub>O</sub> range	25°C, natural convection	1	0		10	Α
				0.69 ≤ V <sub>O</sub> ≤ 1.2	4.5		$^{11\times}_{V_{O}^{(1)}}$	
VI	Input voltage range	Over I <sub>O</sub> range 1.2 < V <sub>O</sub> ≤		1.2 < V <sub>0</sub> ≤ 3.6	4.5		14	V
				3.6 < V <sub>O</sub> ≤ 5.5	V <sub>O</sub> + 2		14	
$V_{OADJ}$	Output voltage adjust range	Over I <sub>O</sub> range	Over I <sub>O</sub> range				5.5	V
	Set-point voltage tolerance				±0.5	±1 <sup>(2)</sup>	%V <sub>o</sub>	
	Temperature variation	-40°C < T <sub>A</sub> < 85°C				±0.3		%V <sub>o</sub>
Vo	Line regulation	Over V <sub>I</sub> range				±3		mV
	Load regulation	Over I <sub>O</sub> range				±2		mV
•	Total output variation	Includes set-point,	line, load, -40°C ≤ T <sub>A</sub> ≤ 85	5°C			±1.5 (2)	%V <sub>o</sub>
			$R_{SET} = 171 \Omega, V_{I} = 8 V,$	V <sub>O</sub> = 5.0 V		95%		
			$R_{SET} = 1.21 \text{ k}\Omega, V_O = 3.3$	3 V		94%		
			$R_{SET} = 2.38 \text{ k}\Omega, V_O = 2.5$	5 V		92%		
η	Efficiency	I <sub>O</sub> = 10 A	$R_{SET} = 4.78 \text{ k}\Omega, V_O = 1.0$		90%			
			$R_{SET}$ = 7.09 k $\Omega$ , $V_O$ = 1.5 V			88%		
			$R_{SET} = 12.1 \text{ k}\Omega, V_O = 1.3$			87%		
		$R_{SET} = 20.8 \text{ k}\Omega, V_{O} = 1.0 \text{ V}$				85%		
	V <sub>O</sub> Ripple (peak-to-peak)	20-MHz bandwidth		10 (3)		$mV_{PP}$		
I <sub>LIM</sub>	Overcurrent threshold	Reset, followed by	auto-recovery			20		Α
t <sub>tr</sub>		-	w/o TurboTrans	Recovery time		35		μs
$\Delta V_{tr}$	•	2.5 A/µs load step	$C_O = 220 \mu F$ , Type C	V <sub>O</sub> over/undershoot		165		mV
t <sub>trTT</sub>	Transient response	50 to 100% I <sub>O</sub> max	w/ TurboTrans	Recovery time		130		μs
$\Delta V_{trTT}$	•	V <sub>O</sub> = 2.5 V	$C_O$ = 2000 $\mu$ F, Type C, R <sub>TT</sub> = 0 $\Omega$	V <sub>O</sub> over/undershoot		30		mV
I <sub>IL</sub>	Track input current (pin 10)	Pin to GND					-130 <sup>(4)</sup>	μΑ
dV <sub>track</sub> /dt	Track slew rate capability	$C_O \le C_O \text{ (max)}$					1	V/ms
		V <sub>I</sub> increasing, R <sub>UVL</sub>	o = OPEN			4.3	4.45	
$UVLO_{ADJ}$	Adjustable Under-voltage lockout (pin 11)	V <sub>I</sub> decreasing, R <sub>UVI</sub>	O = OPEN		4.0	4.2		V
	(p )	Hysteresis, R <sub>UVLO</sub> ≤	52.3 kΩ		0.5			
		Input high voltage	e (V <sub>IH</sub> )				Open <sup>(5)</sup>	V
	Inhibit control (pin 11)	Input low voltage	(V <sub>IL</sub> )		-0.2		0.8	V
		Input low current	(I <sub>IL</sub> ), Pin 11 to GND		-235		μA	
I <sub>in</sub>	Input standby current	Inhibit (pin 11) to G		5		mA		
f <sub>s</sub>	Switching frequency	Over V <sub>I</sub> and I <sub>O</sub> rang	ges, SmartSync (pin 1) to	GND		300		kHz
f <sub>SYNC</sub>	Synchronization (SYNC) frequency				240		400	kHz
V <sub>SYNCH</sub>	SYNC High-Level Input Voltage				2		5.5	V
V <sub>SYNCL</sub>	SYNC Low-Level Input Voltage						0.8	V
t <sub>SYNC</sub>	SYNC Minimum Pulse Width				200			nSec

<sup>(1)</sup> The maximum input voltage is duty cycle limited to (V<sub>O</sub>×11) or 14 volts, whichever is less. The maximum allowable input voltage is a function of switching frequency, and may increase or decrease when the SmartSync feature is utilized. Please review the SmartSync section of the Application Information for further guidance.

The set-point voltage tolerance is affected by the tolerance and stability of R<sub>SET</sub>. The stated limit is unconditionally met if R<sub>SET</sub> has a tolerance of 1% with 100 ppm/°C or better temperature stability.

For output voltages less than 1.7 V, the ripple may increase (up to  $2\times$ ) when operating at input voltages greater than ( $V_0 \times 11$ ). See the SmartSync section of the Application Information for input voltage and frequency limitations.

A low-leakage (<100 nA), open-drain device, such as MOSFET or voltage supervisor IC, is recommended to control pin 10. The

open-circuit voltage is less than 8 V<sub>dc</sub>.

This control pin has an internal pull-up. Do not place an external pull-up on this pin. If it is left open-circuit, the module operates when input power is applied. A small, low-leakage (<100 nA) MOSFET is recommended for control. For additional information, see the related application information section.



## **ELECTRICAL CHARACTERISTICS (continued)**

#### PTH08T240W

 $T_A = 25^{\circ}C$ ,  $V_I = 5$  V,  $V_O = 3.3$  V,  $C_I = 220$   $\mu$ F,  $C_O = 220$   $\mu$ F, and  $I_O = I_O$  max (unless otherwise stated)

	PARAMETER		TEST CONDITIONS	PTI	UNIT				
					MIN	TYP	MAX		
0	Futornal input consoitance			Nonceramic	220 (6)				
Cı	External input capacitance				22 (6)		μF		
				Capacitance Value	Nonceramic	220 (7)		5000 (8)	
		w/o TurboTrans	Capacitance value	Ceramic			500	μF	
Co	External output capacitance		Equivalent series resista	7			mΩ		
	Znoma Capat capacitance	w/ TurboTrans	Capacitance Value	/alue				μF	
		Capacitance × ESR		duct (C <sub>O</sub> × ESR)	1000		10000 (9)	$\mu F \times m\Omega$	
MTBF	Reliability	Per Telcordia SR-3 T <sub>A</sub> = 40°C, ground l		6.1			10 <sup>6</sup> Hr		

- (6) A 220 μF electrolytic input capacitor is required for proper operation. The electrolytic capacitor must be rated for a minimum of 500 mA rms of ripple current.
- (7) For V<sub>O</sub>≤ 3.45 V, a 220 μF external output capacitor is required for basic operation. When V<sub>O</sub> > 3.45 V the minimum output capacitance increase to 330 μF. The minimum output capacitance requirement increases when *TurboTrans™* (TT) technology is utilized. See related Application Information for more guidance.
- (8) This is the calculated maximum disregarding *TurboTrans™* technology. When the *TurboTrans™* feature is utilized, the minimum output capacitance must be increased.
- (9) When using TurboTrans™ technology, a minimum value of output capacitance is required for proper operation. Additionally, low ESR capacitors are required for proper operation. See the application notes for further guidance.



## **ELECTRICAL CHARACTERISTICS**

## PTH08T241W (Ceramic Capacitors)

 $T_A = 25$ °C,  $V_I = 5$  V,  $V_O = 3.3$  V,  $C_I = 200$   $\mu F$  ceramic,  $C_O = 300$   $\mu F$  ceramic, and  $I_O = I_O$  max (unless otherwise stated)

	PARAMETER		TEST CONDITIONS		PTI	108T241W	I	UNIT
				MIN	TYP	MAX	ļ	
Io	Output current	Over V <sub>O</sub> range	25°C, natural convection	ı	0		10	Α
				0.69 ≤ V <sub>O</sub> ≤ 1.2	4.5		$^{11\times}_{V_{O}^{(1)}}$	
VI	Input voltage range	Over I <sub>O</sub> range		1.2 < V <sub>0</sub> ≤ 3.6	4.5		14	V
				3.6 < V <sub>O</sub> ≤ 5.5	V <sub>O</sub> + 2		14	
$V_{OADJ}$	Output voltage adjust range	Over I <sub>O</sub> range			0.69		5.5	V
	Set-point voltage tolerance				±0.5	±1 <sup>(2)</sup>	%V <sub>o</sub>	
	Temperature variation	-40°C < T <sub>A</sub> < 85°C			±0.3		%V <sub>o</sub>	
Vo	Line regulation	Over V <sub>I</sub> range				±3		mV
	Load regulation	Over I <sub>O</sub> range						mV
	Total output variation	Includes set-point,	line, load, -40°C ≤ T <sub>A</sub> ≤ 85	5°C			±1.5 (2)	%V <sub>o</sub>
			$R_{SET} = 171 \Omega, V_{I} = 8 V,$	V <sub>O</sub> = 5.0 V		95%		
			$R_{SET} = 1.21 \text{ k}\Omega, V_O = 3.3$	3 V		94%		
			$R_{SET} = 2.38 \text{ k}\Omega, V_{O} = 2.5$		92%			
η	1 Efficiency	I <sub>O</sub> = 10 A	$R_{SET} = 4.78 \text{ k}\Omega, V_O = 1.0$		90%			
	•			88%				
			$R_{SET} = 7.09 \text{ k}\Omega, V_{O} = 1.8$ $R_{SET} = 12.1 \text{ k}\Omega, V_{O} = 1.8$			87%		
			$R_{SET} = 20.8 \text{ k}\Omega, V_{O} = 1.0 \text{ V}$			85%		
	V <sub>O</sub> Ripple (peak-to-peak)	20-MHz bandwidth	1		10 (3)		$mV_{PP}$	
I <sub>LIM</sub>	Overcurrent threshold	Reset, followed by	auto-recovery			20		Α
t <sub>tr</sub>			w/o TurboTrans	Recovery time		35		μs
$\Delta V_{tr}$	=	2.5 A/µs load step	C <sub>O</sub> = 200 μF, Type A	V <sub>O</sub> over/undershoot		165		mV
t <sub>trTT</sub>	Transient response	50 to 100% I <sub>O</sub> max		Recovery time		130		μs
$\Delta V_{trTT}$	_	V <sub>O</sub> = 2.5 V	$C_O$ = 1500 $\mu$ F, Type A $R_{TT}$ = short	V <sub>O</sub> over/undershoot		30		mV
I <sub>IL</sub>	Track input current (pin 10)	Pin to GND					-130 <sup>(4)</sup>	μA
dV <sub>track</sub> /dt	Track slew rate capability	$C_O \le C_O \text{ (max)}$					1	V/ms
		V <sub>I</sub> increasing, R <sub>UVL</sub>	O = OPEN			4.3	4.45	
UVLO <sub>ADJ</sub>	Adjustable Under-voltage lockout (pin 11)	V <sub>i</sub> decreasing, R <sub>UVI</sub>	LO = OPEN		4.0	4.2		V
	(piii 11)	Hysteresis, R <sub>UVLO</sub> ≤	52.3 kΩ		0.5			
		Input high voltag	e (V <sub>IH</sub> )				Open <sup>(5)</sup>	.,
	Inhibit control (pin 11)	Input low voltage	(V <sub>IL</sub> )		-0.2		0.8	V
		Input low current	(I <sub>IL</sub> ), Pin 11 to GND			-235		μA
I <sub>in</sub>	Input standby current	Inhibit (pin 11) to G	SND, Track (pin 10) open			5		mA
f <sub>s</sub>	Switching frequency	Over V <sub>I</sub> and I <sub>O</sub> rang	ges, SmartSync (pin 1) to	GND		300		kHz
f <sub>SYNC</sub>	Synchronization (SYNC) frequency				240		400	kHz
V <sub>SYNCH</sub>	SYNC High-Level Input Voltage				2		5.5	V
V <sub>SYNCL</sub>	SYNC Low-Level Input Voltage						0.8	V
t <sub>SYNC</sub>	SYNC Minimum Pulse Width				200			nSec

<sup>(1)</sup> The maximum input voltage is duty cycle limited to (V<sub>O</sub>×11) or 14 volts, whichever is less. The maximum allowable input voltage is a function of switching frequency, and may increase or decrease when the SmartSync feature is utilized. Please review the SmartSync section of the Application Information for further guidance.

The set-point voltage tolerance is affected by the tolerance and stability of R<sub>SET</sub>. The stated limit is unconditionally met if R<sub>SET</sub> has a tolerance of 1% with 100 ppm/°C or better temperature stability.

For output voltages less than 1.7 V, the ripple may increase (up to  $2\times$ ) when operating at input voltages greater than ( $V_0 \times 11$ ). See the SmartSync section of the Application Information for input voltage and frequency limitations.

A low-leakage (<100 nA), open-drain device, such as MOSFET or voltage supervisor IC, is recommended to control pin 10. The

open-circuit voltage is less than 8 V<sub>dc</sub>.

This control pin has an internal pull-up. Do not place an external pull-up on this pin. If it is left open-circuit, the module operates when input power is applied. A small, low-leakage (<100 nA) MOSFET is recommended for control. For additional information, see the related application note.



## **ELECTRICAL CHARACTERISTICS (continued)**

PTH08T241W (Ceramic Capacitors)  $T_A = 25^{\circ}C, \ V_I = 5 \ V, \ V_O = 3.3 \ V, \ C_I = 200 \ \mu F \ ceramic, \ C_O = 300 \ \mu F \ ceramic, \ and \ I_O = I_O \ max \ (unless \ otherwise \ stated)$ 

	PARAMETER		TEST CONDITIONS	PTI	UNIT		
					MIN	TYP MA	X
Cı	External input capacitance			Ceramic	200 (6)		μF
		w/o TurboTrans	Capacitance Value	Ceramic	300 (7)	3000	β) μF
Co	External output capacitance	w/ TurboTrans	Capacitance Value		see table	500	0 μF
			Capacitance × ESR prod	100	100	0 μF×mΩ	
MTBF	Reliability	Per Telcordia SR-3 T <sub>A</sub> = 40°C, ground			6.1		10 <sup>6</sup> Hr

 <sup>(6) 200</sup> μF of ceramic input capacitance is required for proper operation.
 (7) 300 μF of ceramic output capacitance is required for basic operation. The minimum output capacitance requirement increases when TurboTrans™ (TT) technology is utilized. Additionally, low ESR capacitors are required for proper operation. See related Application Information for more guidance.


<sup>(8)</sup> This is the calculated maximum disregarding *TurboTrans™* technology.



## **TERMINAL FUNCTIONS**

TERMINAL		DECORPTION
NAME	NO.	DESCRIPTION
V <sub>I</sub>	2	The positive input voltage power node to the module, which is referenced to common GND.
Vo	5	The regulated positive power output with respect to GND.
GND	3, 4	This is the common ground connection for the $V_I$ and $V_O$ power connections. It is also the 0 $V_{dc}$ reference for the control inputs.
Inhibit <sup>(1)</sup> and UVLO	11	The Inhibit pin is an open-collector/drain, negative logic input that is referenced to GND. Applying a low level ground signal to this input disables the module's output and turns off the output voltage. When the Inhibit control is active, the input current drawn by the regulator is significantly reduced. If the Inhibit pin is left open-circuit, the module produces an output whenever a valid input source is applied.
OVLO		This pin is also used for input undervoltage lockout (UVLO) programming. Connecting a resistor from this pin to GND (pin 3) allows the ON threshold of the UVLO to be adjusted higher than the default value. For more information, see the Application Information section.
V <sub>o</sub> Adjust	8	A 0.05 W 1% resistor must be directly connected between this pin and pin 7 (–Sense) to set the output voltage to a value higher than 0.69 V. The temperature stability of the resistor should be 100 ppm/°C (or better). The setpoint range for the output voltage is from 0.69 V to 5.5 V. If left open circuit, the output voltage will default to its lowest value. For further information, on output voltage adjustment see the related application note.
		The specification table gives the preferred resistor values for a number of standard output voltages.
+ Sense	6	The sense input allows the regulation circuit to compensate for voltage drop between the module and the load. For optimal voltage accuracy, $+$ Sense must be connected to $V_O$ , very close to the load.
- Sense	7	The sense input allows the regulation circuit to compensate for voltage drop between the module and the load. For optimal voltage accuracy –Sense must be connected to GND (pin 4) very close to the module (within 10 cm).
Track	10	This is an analog control input that enables the output voltage to follow an external voltage. This pin becomes active typically 20 ms after the input voltage has been applied, and allows direct control of the output voltage from 0 V up to the nominal set-point voltage. Within this range the module's output voltage follows the voltage at the Track pin on a volt-for-volt basis. When the control voltage is raised above this range, the module regulates at its set-point voltage. The feature allows the output voltage to rise simultaneously with other modules powered from the same input bus. If unused, this input should be connected to V <sub>1</sub> .
		NOTE: Due to the undervoltage lockout feature, the output of the module cannot follow its own input voltage during power up. For more information, see the related application note.
TurboTrans™	9	This input pin adjusts the transient response of the regulator. To activate the <i>TurboTrans</i> <sup>TM</sup> feature, a 1%, 50 mW resistor must be connected between this pin and pin 6 (+Sense) very close to the module. For a given value of output capacitance, a reduction in peak output voltage deviation is achieved by utililizing this feature. If unused, this pin must be left open-circuit. The resistance requirement can be selected from the TurboTrans <sup>TM</sup> resistor table in the Application Information section. External capacitance must never be connected to this pin unless the TurboTrans resistor value is a short, 0Ω.
SmartSync	1	This input pin sychronizes the switching frequency of the module to an external clock frequency. The SmartSync feature can be used to sychronize the switching fequency of multiple PTH08T240/241W modules, aiding EMI noise suppression efforts. If unused, this pin should be connected to GND (pin 3). For more information, please review the Application Information section.


(1) Denotes negative logic: Open = Normal operation, Ground = Function active





## TYPICAL CHARACTERISTICS(1)(2)

## CHARACTERISTIC DATA $(V_1 = 12 V)$




- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 1, Figure 2, and Figure 3.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 100 mm x 100 mm double-sided PCB with 2 oz. copper. For surface mount packages (AS and AZ suffix), multiple vias must be utilized. Please refer to the mechanical specification for more information. Applies to Figure 5.



## TYPICAL CHARACTERISTICS(1)(2)

## CHARACTERISTIC DATA (V<sub>I</sub> = 5 V)








Figure 10. Safe Operating Area

- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 7, Figure 8, and Figure 9.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 100 mm x 100 mm double-sided PCB with 2 oz. copper. For surface mount packages (AS and AZ suffix), multiple vias must be utilized. Please refer to the mechanical specification for more information. Applies to Figure 10.



## **APPLICATION INFORMATION**

### ADJUSTING THE OUTPUT VOLTAGE

The  $V_o$  Adjust control (pin 8) sets the output voltage of the PTH08T240/241W. The adjustment range is 0.69 V to 5.5 V. The adjustment method requires the addition of a single external resistor,  $R_{SET}$ , that must be connected directly between the  $V_o$  Adjust and – Sense pins. Table 1 gives the standard value of the external resistor for a number of standard voltages, along with the actual output voltage that this resistance value provides.


For other output voltages, the value of the required resistor can either be calculated using the following formula, or simply selected from the range of values given in Table 2. Figure 11 shows the placement of the required resistor.

$$R_{SET} = 10 \text{ k}\Omega \times \frac{0.69}{V_{O} - 0.69} - 1.43 \text{ k}\Omega$$
 (1)

V <sub>O</sub> (Standard) (V)	R <sub>SET</sub> (Standard Value) (kΩ)	V <sub>O</sub> (Actual) (V)
5.0 (1)	0.169	5.005
3.3	1.21	3.304
2.5	2.37	2.506
1.8	4.75	1.807
1.5	6.98	1.510
1.2 <sup>(2)</sup>	12.1	1.200
1 (2)	20.5	1.004
0.7 (2)	681	0.700

Table 1. Standard Values of R<sub>SET</sub> for Standard Output Voltages

- (1) For  $V_O > 3.6 \text{ V}$ , the minimum input voltage is  $(V_O + 2) \text{ V}$ .
- (2) The maximum input voltage is (V<sub>O</sub>× 11) or 14 V, whichever is less. The maximum allowable input voltage is a function of switching frequency and may increase or decrease when the Smart Sync feature is utilized. Please review the Smart Sync application section for further guidance.



- (1) R<sub>SET</sub>: Use a 0.05 W resistor with a tolerance of 1% and temperature stability of 100 ppm/°C (or better). Connect the resistor directly between pins 8 and 7, as close to the regulator as possible, using dedicated PCB traces.
- (2) Never connect capacitors from V<sub>O</sub> Adjust to either + Sense, GND, or V<sub>O</sub>. Any capacitance added to the V<sub>O</sub> Adjust pin affects the stability of the regulator.

Figure 11. Vo Adjust Resistor Placement



Table 2. Output Voltage Set-Point Resistor Values (Standard Values)

V <sub>O</sub> Required (V)	R <sub>SET</sub> (kΩ)	V <sub>O</sub> Required (V)	R <sub>SET</sub> (Ω)
0.70 (1)	681	2.50	2.37 k
0.75 (1)	113	2.60	2.15 k
0.80 (1)	61.9	2.70	2.00 k
0.85 (1)	41.2	2.80	1.82 k
0.90 (1)	31.6	2.90	1.69 k
0.95 (1)	24.9	3.00	1.54 k
1.00 (1)	20.5	3.10	1.43 k
1.05 (1)	17.8	3.20	1.33 k
1.10 (1)	15.4	3.30	1.21 k
1.15 <sup>(1)</sup>	13.3	3.40	1.10 k
1.20 (1)	12.1	3.50	1.02 k
1.25 <sup>(1)</sup>	10.7	3.60	931
1.30	9.88	3.70 (2)	866
1.35	9.09	3.80 (2)	787
1.40	8.25	3.90 (2)	715
1.45	7.68	4.00 (2)	649
1.50	6.98	4.10 (2)	590
1.55	6.49	4.20 (2)	536
1.60	6.04	4.30 (2)	475
1.65	5.76	4.40 (2)	432
1.70	5.36	4.50 (2)	383
1.75	5.11	4.60 (2)	332
1.80	4.75	4.70 <sup>(2)</sup>	287
1.85	4.53	4.80 (2)	249
1.90	4.22	4.90 (2)	210
1.95	4.02	5.00 (2)	169
2.00	3.83	5.10 <sup>(2)</sup>	133
2.10	3.40	5.20 <sup>(2)</sup>	100
2.20	3.09	5.30 <sup>(2)</sup>	66.5
2.30	2.87	5.40 <sup>(2)</sup>	34.8
2.40	2.61	5.50 (2)	4.99

<sup>(1)</sup> The maximum input voltage is ( $V_0 \times 11$ ) or 14 V, whichever is less. The maximum allowable input voltage is a function of switching frequency and may increase or decrease when the Smart Sync feature is utilized. Please review the Smart Sync application section for further guidance.

<sup>(2)</sup> For  $V_O > 3.6 \text{ V}$ , the minimum input voltage is  $(V_O + 2) \text{ V}$ .



## CAPACITOR RECOMMENDATIONS FOR THE PTH08T240/241W POWER MODULE

## **Capacitor Technologies**

## **Electrolytic Capacitors**

When using electrolytic capacitors, high quality, computer-grade electrolytic capacitors are recommended. Aluminum electrolytic capacitors provide adequate decoupling over the frequency range, 2 kHz to 150 kHz, and are suitable when ambient temperatures are above -20°C. For operation below -20°C, tantalum, ceramic, or OS-CON type capacitors are required.

## **Ceramic Capacitors**

Above 150 kHz the performance of aluminum electrolytic capacitors is less effective. Multilayer ceramic capacitors have very low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output.

## **Tantalum, Polymer-Tantalum Capacitors**

Tantalum type capacitors may only used on the output bus, and are recommended for applications where the ambient operating temperature is less than 0°C. The AVX TPS series and Kemet capacitor series are suggested over many other tantalum types due to their lower ESR, higher rated surge, power dissipation, and ripple current capability. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

## Input Capacitor (Required)

The PTH08T241W requires a minimum input capacitance of 200 μF of ceramic type.

The PTH08T240W requires a minimum input capacitance of 220  $\mu F$  electrolytic type. The ripple current rating of the electrolytic capacitor must be at least 700 mArms when  $V_O \ge 3$  V. The ripple current rating must be at least 450 mArms when  $V_O < 3$  V. An optional 22  $\mu F$  X5R/X7R ceramic is recommended to reduce the RMS ripple current.

### **Input Capacitor Information**

The size and value of the input capacitor is determined by the converter's transient performance capability. This minimum value assumes that the converter is supplied with a responsive, low inductance input source. This source should have ample capacitive decoupling, and be distributed to the converter via PCB power and ground planes.

Ceramic capacitors should be located as close as possible to the module's input pins, within 0.5 inch (1,3 cm). Adding ceramic capacitance is necessary to reduce the high-frequency ripple voltage at the module's input. This will reduce the magnitude of the ripple current through the electroytic capacitor, as well as the amount of ripple current reflected back to the input source. Additional ceramic capacitors can be added to further reduce the RMS ripple current requirement for the electrolytic capacitor.

Increasing the minimum input capacitance to  $680 \, \mu F$  is recommended for high-performance applications, or wherever the input source performance is degraded.

The main considerations when selecting input capacitors are the RMS ripple current rating, temperature stability, and less than 100 m $\Omega$  of equivalent series resistance (ESR).

Regular tantalum capacitors are not recommended for the input bus. These capacitors require a recommended minimum voltage rating of  $2 \times$  (maximum dc voltage + ac ripple). This is standard practice to ensure reliability. No tantalum capacitors were found with a sufficient voltage rating to meet this requirement.

When the operating temperature is below 0°C, the ESR of aluminum electrolytic capacitors increases. For these applications, OS-CON, poly-aluminum, and polymer-tantalum types should be considered.



## **Output Capacitor (Required)**

The PTH08T241W requires a minimum output capacitance of 300 μF of ceramic type.

The PTH08T240W requires a minimum output capacitance of 220  $\mu F$  of aluminum, polymer-aluminum, tantulum, or polymer-tantalum type.

The required capacitance above the minimum will be determined by actual transient deviation requirements. See the TurboTrans Technology application section within this document for specific capacitance selection.

## **Output Capacitor Information**

When selecting output capacitors, the main considerations are capacitor type, temperature stability, and ESR. When using the TurboTrans feature, the capacitance X ESR product should also be considered (see the following section).

Ceramic output capacitors added for high-frequency bypassing should be located as close as possible to the load to be effective. Ceramic capacitor values below 10  $\mu F$  should not be included when calculating the total output capacitance value.

When the operating temperature is below 0°C, the ESR of aluminum electrolytic capacitors increases. For these applications, OS-CON, poly-aluminum, and polymer-tantalum types should be considered.

## **TurboTrans Output Capacitance**

TurboTrans allows the designer to optimize the output capacitance according to the system transient design requirement. High quality, ultra-low ESR capacitors are required to maximize TurboTrans effectiveness. When using TurboTrans, the capacitor's capacitance ( $\mu F$ )  $\times$  ESR ( $m\Omega$ ) product determines its capacitor type; Type A, B, or C. These three types are defined as follows:

Type A =  $(100 \le \text{capacitance} \times \text{ESR} \le 1000)$  (e.g. ceramic)

Type B =  $(1000 < \text{capacitance} \times \text{ESR} \leq 5000)$  (e.g. polymer-tantalum)

Type C =  $(5000 < \text{capacitance} \times \text{ESR} \le 10.000)$  (e.g. OS-CON)

When using more than one type of output capacitor, select the capacitor type that makes up the majority of your total output capacitance. When calculating the C×ESR product, use the maximum ESR value from the capacitor manufacturer's datasheet.

## The PTH08T241W should be used when only Type A (ceramic) capacitors are used on the output.

Working Examples:

A capacitor with a capacitance of 330  $\mu F$  and an ESR of 5  $m\Omega$ , has a C  $\times$  ESR product of 1650  $\mu F$  x  $m\Omega$  (330  $\mu F \times 5$   $m\Omega$ ). This is a Type B capacitor. A capacitor with a capacitance of 1000  $\mu F$  and an ESR of 8  $m\Omega$ , has a C  $\times$  ESR product of 8000  $\mu F$  x  $m\Omega$  (1000  $\mu F \times 8$   $m\Omega$ ). This is a Type C capacitor.

See the TurboTrans Technology application section within this document for specific capacitance selection.

Table 3 includes a preferred list of capacitors by type and vendor. See the Output Bus / TurboTrans column.

## Non-TurboTrans Output Capacitance

If the TurboTrans feature is not used, minimum ESR and maximum capacitor limits must be followed. System stability may be effected and increased output capacitance may be required without TurboTrans.

When using the PTH08T240W, observe the minimum ESR of the entire output capacitor bank. The minimum ESR limit of the output capacitor bank is 7 m $\Omega$ . A list of preferred low-ESR type capacitors, are identified in Table 3.

When using the PTH08T241W without the TurboTrans feature, the maximum amount of capacitance is 3000  $\mu$ F of ceramic type. Large amounts of capacitance may reduce system stability.

Utilizing the TurboTrans feature improves system stability, improves transient response, and reduces the amount of output capacitance required to meet system transient design requirements.



## **Designing for Fast Load Transients**

The transient response of the dc/dc converter has been characterized using a load transient with a di/dt of 2.5 A/µs. The typical voltage deviation for this load transient is given in the Electrical Characteristics table using the minimum required value of output capacitance. As the di/dt of a transient is increased, the response of a converter's regulation circuit ultimately depends on its output capacitor decoupling network. This is an inherent limitation with any dc/dc converter once the speed of the transient exceeds its bandwidth capability.

If the target application specifies a higher di/dt or lower voltage deviation, the requirement can only be met with additional low ESR ceramic capacitor decoupling. Generally, with load steps greater than 100 A/ $\mu$ s, adding multiple 10  $\mu$ F ceramic capacitors plus 10  $\times$  1  $\mu$ F, and numerous high frequency ceramics ( $\leq$  0.1  $\mu$ F) is all that is required to soften the transient higher frequency edges. The PCB location of these capacitors in relation to the load is critical. DSP, FPGA and ASIC vendors identify types, location and amount of capacitance required for optimum performance. Low impedance buses, unbroken PCB copper planes, and components located as close as possible to the high frequency devices are essential for optimizing transient performance.

Table 3. Input/Output Capacitors<sup>(1)</sup>

		Capa	citor Cha	racteristic	s	Quantity			
				Max			Outp	out Bus	
Capacitor Vendor, Type Series (Style)	Working Voltage (V)	age (uE) at 100 at Size (mm		Physical Size (mm)	Input Bus	No Turbo- Trans	Turbo- Trans (Cap Type) <sup>(2)</sup>	Vendor Part No.	
Panasonic									
FC (Radial)	25	270	90	755	$10 \times 12,5$	≥1 (3)	≥ 1 (4)	N/R (5)	EEUFC1E271
FC (Radial)	25	560	65	1205	12,5 × 15	≥1 <sup>(3)</sup>	≥ 1 <sup>(4)</sup>	N/R (5)	EEUFC1E561S
FC(SMD)	25	470	65	1200	$12,5 \times 16,5$	≥1 <sup>(3)</sup>	≥ 1 <sup>(4)</sup>	N/R (5)	EEVFC1E471LQ
FK(SMD)	25	470	80	850	10 ×10,2	≥1 <sup>(3)</sup>	≥ 1 <sup>(4)</sup>	N/R (5)	EEVFK1E471P
United Chemi-Con									
PTB(SMD) Poly-Tantalum	6.3	330	25	2600	7,3x4,3x2.8	N/R (6)	1 ~ 4(4)	$C \geq 2^{(2)}$	4PTB337MD6TER (V <sub>O</sub> ≤ 5.1V) <sup>(7)</sup>
LXZ, Aluminum (Radial)	25	330	90	760	10 × 12,5	≥1 <sup>(3)</sup>	≥ 1 <sup>(4)</sup>	N/R (5)	LXZ25VB331M10X12LL
PS, Poly-Alum(Radial)	16	330	14	5060	10 × 12,5	≥1 (3)	1 ~ 3	$B \geq 2^{(2)}$	16PS330MJ12
PXA, Poly-Alum(SMD)	16	330	14	5050	10 × 12,2	≥1 (3)	1 ~ 3	$B \geq 2^{(2)}$	PXA16VC331MJ12TP
PS, Poly-Alum(Radial)	10	270	14	4420	8 × 11,5	N/R (6)	1 ~ 2	$B \geq 2^{(2)}$	10PS270MH11
PXA, Poly-Alum(Radial)	10	330	14	4420	8 × 12	N/R (6)	1 ~ 2	$B\geq 2^{(2)}$	PXA10VC331MH12
Nichicon, Aluminum									
HD (Radial)	25	220	72	760	8 × 11,5	≥1 <sup>(3)</sup>	≥ 1 <sup>(4)</sup>	N/R (5)	UHD1E221MPR
PM (Radial)	25	330	95	750	10 × 15	≥1 (3)	≥ 1 <sup>(4)</sup>	N/R (5)	UPM1E331MPH6
PM (Radial)	35	560	48	1360	16 × 15	≥1 <sup>(3)</sup>	≥ 2 <sup>(4)</sup>	N/R (5)	UPM1V561MHH6

#### (1) Capacitor Supplier Verification

Please verify availability of capacitors identified in this table. Capacitor suppliers may recommend alternative part numbers because of limited availability or obsolete products.

#### RoHS, Lead-free and Material Details

See the capacitor suppliers regarding material composition, RoHS status, lead-free status, and manufacturing process requirements. Component designators or part number deviations can occur when material composition or soldering requirements are updated.

- (2) Required capacitors with TurboTrans. See the TurboTrans Application information for Capacitor Selection Capacitor Types:
  - Type A = (100 ≤ capacitance × ESR ≤ 1000)
  - Type B = (1,000 < capacitance × ESR ≤ 5,000)</li>
  - Type C =  $(5,000 < \text{capacitance} \times \text{ESR} \le 10,000)$
- (3) In addition to the required input electrolytic capacitance, ≥ 20 μF of ceramic capacitance is required to reduce the high-frequency reflected ripple current.
- (4) Total bulk nonceramic capacitors on the output bus with ESR of  $\geq 15 \text{m}\Omega$  to  $\leq 30 \text{m}\Omega$  requires an additional  $\geq 200 \ \mu\text{F}$  of ceramic capacitance.
- (5) Aluminum Electrolytic capacitor not recommended for the TurboTrans due to higher capacitance × ESR products. Aluminum and higher ESR capacitors can be used in conjunction with lower ESR capacitance.
- (6) N/R Not recommended. The voltage rating does not meet the minimum operating limits.
- (7) The voltage rating and derating of this capacitor only allows it to be used for voltages that are equal or less than 5.1 V.



## Table 3. Input/Output Capacitors (continued)

		Capa	citor Cha	racteristic	s	Quantity		зу	
				Max			Out	out Bus	
Capacitor Vendor, Type Series (Style)	Working Voltage (V)	Value (μF)	Max. ESR at 100 kHz (mΩ)	Ripple Current at 85°C (Irms) (mA)	Physical Size (mm)	Input Bus	No Turbo- Trans	Turbo- Trans (Cap Type) <sup>(2)</sup>	Vendor Part No.
Panasonic, Poly-Aluminum	2.0	390	5	4000	7,3×4,3×4,2	N/R (6)	N/R (6)	B ≥ 2 <sup>(2)</sup>	EEFSE0J391R (V <sub>0</sub> ≤ 1.6V) <sup>(8)</sup>
Sanyo									
TPE, Poscap (SMD)	10	330	25	3000	$7,3 \times 4,3$	N/R (6)	1 ~ 3	$C \geq 2^{(2)}$	10TPE330MF
TPE Poscap(SMD)	2.5	470	7	4400	$7,3 \times 4,3$	N/R (6)	1 ~ 2	$B \geq 2^{(2)}$	2R5TPE470M7 (V <sub>O</sub> ≤ 1.8V) <sup>(8)</sup>
TPD Poscap (SMD)	2.5	1000	5	6100	$7,3 \times 4,3$	N/R (6)	1	$B \ge 1^{(2)}$	2R5TPD1000M5 (V <sub>O</sub> ≤ 1.8V) <sup>(8)</sup>
SEP, OS-CON (Radial)	16	330	16	4700	10 ×13	≥1 <sup>(3)</sup>	1 ~ 3	$B \geq 2^{(2)}$	16SEP330M
SP OS-CON ( Radial)	16	270	18	4400	10 × 11,5	≥1 (3)	1 ~ 3	$B \geq 2^{(2)}$	16SP270M
SEPC, OS-CON (Radial)	16	270	11	5000	8 × 13	≥1 (3)	1 ~ 2	$B \geq 2^{(2)}$	16SEPC270M
SVP, OS-CON (SMD)	16	330	16	4700	10 × 12,6	≥1 (3)	1 ~ 3(4)	$B \ge 2^{(2)(4)}$	16SVP330M
AVX, Tantalum									
Series III	10	330	40	1828	7,3×4,3×4,1	N/R (6)	1 ~ 6(4)	N/R (5)	TPSE337M010R0040 (V <sub>O</sub> ≤ 5.1V) <sup>(7)</sup>
TPM Multianode	10	330	23	3000	7,3×4,3×4,1	N/R (6)	1 ~ 3(4)	$C \ge 2^{(4)(2)}$	TPME337M010#0023 (V <sub>O</sub> ≤ 5.1V) <sup>(7)</sup>
TPS Series III (SMD)	4	1000	35	2405	$7,3 \times 5,7$	N/R (6)	1 ~ 5(4)	N/R (5)	TPSV108K004R0035 (V <sub>O</sub> ≤ 2.1V) <sup>(8)</sup>
Kemet, Poly-Tantalum									
T520 (SMD)	10	330	25	2600	7,3×4,3×4,1	N/R (6)	1 ~ 4 <sup>(4)</sup>	$C \geq 2^{(2)}$	T520X337M010ASE025
T530 (SMD)	6.3	330	15	3800	7,3×4,3×4,1	N/R (6)	2 ~ 3	$B \geq 2^{(2)}$	T530X337M006ASE015 (V <sub>O</sub> ≤ 5.1V) <sup>(8)</sup>
T530 (SMD)	4	680	5	7300	7,3×4,3×4,1	N/R (6)	1	$B \ge 1^{(2)}$	T530X687M004ASE005 (V <sub>O</sub> ≤ 3.5V) <sup>(8)</sup>
T530 (SMD)	2.5	1000	5	7300	$7,3 \times 4,3$	N/R (6)	1	$B \ge 1^{(2)}$	T530X108M2R5ASE005 (V <sub>O</sub> ≤ 2.0V) <sup>(8)</sup>
Vishay-Sprague									
597D, Tantalum (SMD)	16	220	40	2300	7,2×5,7×4,1	N/R (6)	1 ~ 5	$C \geq 2^{(2)}$	597D227X16E2T
94SP, OS-CON (Radial)	16	270	18	4400	10 × 10,5	≥1 <sup>(3)</sup>	1 ~ 3	$C \geq 2^{(2)}$	94SP277X0016FBP
94SVP OS-CON(SMD)	16	330	17	4500	10 × 12,7	≥1 (3)	1 ~ 3	$B \geq 2^{(2)}$	94SVP337X016F12
Kemet, Ceramic X5R	16	10	2	_	3225	≥2 <sup>(3)</sup>	≥ 1 <sup>(9)</sup>	A <sup>(2)</sup>	C1210C106M4PAC
(SMD)	6.3	47	2			N/R (10)	≥ 1 <sup>(11)</sup>	A <sup>(12)</sup>	C1210C476K9PAC
Murata, Ceramic X5R	6.3	100	2	_	3225	N/R (10)	≥ 1 <sup>(11)</sup>	A <sup>(12)</sup>	GRM32ER60J107M
(SMD)	6.3	47				N/R (10)	≥ 1 <sup>(11)</sup>	A <sup>(12)</sup>	GRM32ER60J476M
	25	22				≥ 1 <sup>(13)</sup>	≥ 1 <sup>(11)</sup>	A <sup>(12)</sup>	GRM32ER61E226K
	16	10				≥2 <sup>(13)</sup>	≥ 1 <sup>(11)</sup>	A <sup>(12)</sup>	GRM32DR61C106K
TDK, Ceramic X5R	6.3	100	2	-	3225	N/R (10)	≥ 1 <sup>(11)</sup>	A <sup>(12)</sup>	C3225X5R0J107MT
(SMD)	6.3	47				N/R (10)	≥ 1 <sup>(11)</sup>	A <sup>(12)</sup>	C3225X5R0J476MT
	16	10				≥2 <sup>(13)</sup>	≥ 1 <sup>(11)</sup>	A <sup>(12)</sup>	C3225X5R1C106MT0
	16	22				≥1 (13)	≥ 1 <sup>(11)</sup>	A <sup>(12)</sup>	C3225X5R1C226MT

- (8) The voltage rating of this capacitor only allows it to be used for output voltage that is equal to or less than 80% of the working voltage.
   (9) Any combination of ceramic capacitor values is limited to 500 μF for PTH08T240W and 5000 μF for PTH08T241W. The total
- capacitance for PTH08T240W is limited to 10,000 μF which includes all ceramic and non-ceramic types.
- (10) N/R Not recommended. The voltage rating does not meet the minimum operating limits.
- (11) Any combination of ceramic capacitor values is limited to 500 μF for PTH08T240W and 5000 μF for PTH08T241W. The total capacitance for PTH08T240W is limited to 10,000 μF which includes all ceramic and non-ceramic types.
- (12) Required capacitors with TurboTrans. See the TurboTrans Application information for Capacitor Selection Capacitor Types:
  - Type A =  $(100 \le \text{capacitance} \times \text{ESR} \le 1000)$
  - Type B =  $(1,000 < \text{capacitance} \times \text{ESR} \leq 5,000)$
  - Type C =  $(5,000 < \text{capacitance} \times \text{ESR} \leq 10,000)$
- (13) In addition to the required input electrolytic capacitance, ≥ 20 μF of ceramic capacitance is required to reduce the high-frequency reflected ripple current.



## TurboTrans™ Technology

TurboTrans technology is a feature introduced in the T2 generation of the PTH/PTV family of power modules. TurboTrans optimizes the transient response of the regulator with added external capacitance using a single external resistor. Benefits of this technology include reduced output capacitance, minimized output voltage deviation following a load transient, and enhanced stability when using ultra-low ESR output capacitors. The amount of output capacitance required to meet a target output voltage deviation will be reduced with TurboTrans activated. Likewise, for a given amount of output capacitance, with TurboTrans engaged, the amplitude of the voltage deviation following a load transient will be reduced. Applications requiring tight transient voltage tolerances and minimized capacitor footprint area will benefit greatly from this technology.

## TurboTrans™ Selection

Utilizing TurboTrans requires connecting a resistor,  $R_{TT}$ , between the +Sense pin (pin 6) and the TurboTrans pin (pin 9). The value of the resistor directly corresponds to the amount of output capacitance required. All T2 products require a minimum value of output capacitance whether or not TurboTrans is utilized. For the PTH08T240W, the minimum required capacitance is 220  $\mu$ F. The minimum required capacitance for the PTH08T241W is 300  $\mu$ F of ceramic type. When using TurboTrans, capacitors with a capacitance  $\times$  ESR product below 10,000  $\mu$ F×m $\Omega$  are required. (Multiply the capacitance (in  $\mu$ F) by the ESR (in m $\Omega$ ) to determine the capacitance  $\times$  ESR product.) See the Capacitor Selection section of the datasheet for a variety of capacitors that meet this criteria.

Figure 12 thru Figure 17 show the amount of output capacitance required to meet a desired transient voltage deviation with and without TurboTrans for several capacitor types; Type A (e.g. ceramic), Type B (e.g. polymer-tantalum), and Type C (e.g. OS-CON). To calculate the proper value of R<sub>TT</sub>, first determine your required transient voltage deviation limits and magnitude of your transient load step. Next, determine what type of output capacitors will be used. (If more than one type of output capacitor is used, select the capacitor type that makes up the majority of your total output capacitance.) Knowing this information, use the chart in Figure 12 thru Figure 17 that corresponds to the capacitor type selected. To use the chart, begin by dividing the maximum voltage deviation limit (in mV) by the magnitude of your load step (in Amps). This gives a mV/A value. Find this value on the Y-axis of the appropriate chart. Read across the graph to the 'With TurboTrans' plot. From this point, read down to the X-axis which lists the minimum required capacitance, C<sub>O</sub>, to meet that transient voltage deviation. The required R<sub>TT</sub> resistor value can then be calculated using the equation or selected from the TurboTrans table. The TurboTrans tables include both the required output capacitance and the corresponding R<sub>TT</sub> values to meet several values of transient voltage deviation for 25% (2.5 A), 50% (5 A), and 75% (7.5 A) output load steps.


The chart can also be used to determine the achievable transient voltage deviation for a given amount of output capacitance. By selecting the amount of output capacitance along the X-axis, reading up to the desired *'With TurboTrans'* curve, and then over to the Y-axis, gives the transient voltage deviation limit for that value of output capacitance. The required  $R_{TT}$  resistor value can be calculated using the equation or selected from the TurboTrans table.

As an example, let's look at a 12-V application requiring a 50 mV deviation during an 5 A, 50% load transient. A majority of 330  $\mu$ F, 10 m $\Omega$  ouput capacitors will be used. Use the 12-V, Type B capacitor chart, Figure 14. Dividing 50 mV by 5 A gives 10 mV/A transient voltage deviation per amp of transient load step. Select 10 mV/A on the Y-axis and read across to the 'With TurboTrans' plot. Following this point down to the X-axis gives a minimum required output capacitance of approximately 680  $\mu$ F. The required R<sub>TT</sub> resistor value for 680  $\mu$ F can then be calculated or selected from Table 5. The required R<sub>TT</sub> resistor is approximately 7.32 k $\Omega$ .

To see the benefit of TurboTrans, follow the 10 mV/A marking across to the 'Without TurboTrans' plot. Following that point down shows that you would need a minimum of 3000 μF of output capacitance to meet the same transient deviation limit. This is the benefit of TurboTrans.



## PTH08T241W - Type A Ceramic Capacitors



5-V Input 30 With TurboTrans ••• Without TurboTrans 20 Transient - mV/A 10 9 7 6 5 PTH08T241W Type A Ceramic Capacitors 3 3000 4000 5000 400 500 600 700 800 900 C - Capacitance - μF

Figure 12. Capacitor Type A, 100  $\leq$  C(µF)×ESR(m $\Omega$ )  $\leq$  1000 (e.g. Ceramic)

Figure 13. Capacitor Type A, 100  $\leq$  C(µF)xESR(m $\Omega$ )  $\leq$  1000 (e.g. Ceramic)

Table 4. Type A TurboTrans Co Values and Required RTT Selection Table

Transie	ent Voltage Deviation	on (mV)	12-V	Input	5-V Input		
25% load step (2.5 A)	50% load step (5 A)	75% load step (7.5 A)	C <sub>O</sub> Minimum Required Output Capacitance (μF)	$R_{TT}$ Required TurboTrans Resistor ( $k\Omega$ )	C <sub>O</sub> Minimum Required Output Capacitance (μF)	R <sub>TT</sub> Required TurboTrans Resistor (kΩ)	
50	100	150	300	open	300	open	
45	90	135	310	1180	370	140	
40	80	120	380	118	470	49.9	
35	70	105	470	47.5	610	23.2	
30	60	90	610	22.6	830	10.0	
25	50	75	830	10.0	1200	2.61	
20	40	60	1220	2.49	3050	short	

## R<sub>TT</sub> Resistor Selection

The TurboTrans resistor value, R<sub>TT</sub> can be determined from the TurboTrans programming, see Equation 2


$$R_{TT} = 40 \times \frac{\left[1 - \left(C_{O}/1500\right)\right]}{\left[\left(5 \times C_{O}/1500\right) - 1\right]} (k\Omega)$$
 (2)

Where  $C_O$  is the total output capacitance in  $\mu F$ .  $C_O$  values greater than or equal to 1500  $\mu F$  require  $R_{TT}$  to be a short,  $0\Omega$ .

To ensure stability, a minimum amount of output capacitance is required for a given  $R_{TT}$  resistor value. The value of  $R_{TT}$  must be calculated using the minimum required output capacitance determined from the capacitor transient response charts above.



## PTH08T240W Type B Capacitors






Figure 14. Cap Type B,  $1000 < C(\mu F) \times ESR(m\Omega) \le 5000$  (e.g. Polymer-Tantalum)

Figure 15. Cap Type B, 1000 < C( $\mu$ F)×ESR(m $\Omega$ )  $\leq$  5000 (e.g. Polymer-Tantalum)

Table 5. Type B TurboTrans Co Values and Required RT Selection Table

Transie	ent Voltage Deviation	on (mV)	12-V	Input	5-V Input		
25% load step (2.5 A)	50% load step (5 A)	75% load step (7.5 A)	C <sub>O</sub> Minimum Required Output Capacitance (μF)	$R_{TT}$ Required TurboTrans Resistor ( $k\Omega$ )	C <sub>O</sub> Minimum Required Output Capacitance (μF)	$R_{TT}$ Required TurboTrans Resistor ( $k\Omega$ )	
55	110	165	220	open	220	open	
40	80	120	330	57.6	360	42.2	
35	70	105	400	30.9	450	23.7	
30	60	90	510	16.2	560	12.7	
25	50	75	680	7.32	750	5.49	
20	40	60	1000	1.58	1050	0.536	
15	30	45	2100	short	2600	short	
10	20	30	10500	short	exceeds limit	_	

## R<sub>TT</sub> Resistor Selection

The TurboTrans resistor value,  $R_{TT}$  can be determined from the TurboTrans programming, see Equation 3. For  $V_O > 3.45$  V please contact TI for  $C_O$  and  $R_{TT}$  values.


$$R_{TT} = \frac{40 \times \left[1 - \left(C_{O}/1100\right)\right]}{\left[\left(C_{O}/220\right) - 1\right]} (k\Omega)$$
(3)

Where  $C_O$  is the total output capacitance in  $\mu F$ .  $C_O$  values greater than or equal to 1100  $\mu F$  require  $R_{TT}$  to be a short,  $0\Omega$ . ( $R_{TT}$  results in a negative value when  $C_O > 1100 \ \mu F$ ).

To ensure stability, a minimum amount of output capacitance is required for a given  $R_{TT}$  resistor value. The value of  $R_{TT}$  must be calculated using the minimum required output capacitance determined from the capacitor transient response charts above.



## PTH08T240W Type C Capacitors



5-V Input 30 With TurboTrans ---- Without TurboTrans 20 Transient – mV/A 10 9 8 7 6 5 4 3 2 4000 5000 6000 300 500 000 3000 200 C - Capacitance - µF

Figure 16. Cap Type C, 5000 < C( $\mu$ F)×ESR( $m\Omega$ )  $\leq$  10,000 (e.g. OS-CON)

Figure 17. Cap Type C, 5000 < C( $\mu$ F)×ESR(m $\Omega$ )  $\leq$  10,000 (e.g. OS-CON)

Table 6. Type C TurboTrans  $C_0$  Values and Required  $R_{TT}$  Selection Table

			· ·				
Transie	ent Voltage Deviation	on (mV)	12-V	Input	5-V Input		
25% load step (2.5 A)	50% load step (5 A)	75% load step (7.5 A)	$ \begin{array}{c c} \textbf{C}_{\textbf{O}} & \textbf{R}_{\textbf{TT}} \\ \textbf{Minimum} & \textbf{Required} \\ \textbf{Required Output} & \textbf{TurboTrans} \\ \textbf{Capacitance } (\mu\textbf{F}) & \textbf{Resistor } (\textbf{k}\Omega) \\ \end{array} $		C <sub>O</sub> Minimum Required Output Capacitance (μF)	$R_{TT}$ Required TurboTrans Resistor ( $k\Omega$ )	
75	150	225	220	open	250	1300	
60	120	180	270	294	330	133	
45	90	135	400	68.1	480	45.3	
35	70	105	580	31.6	700	21.5	
30	60	90	720	20.0	860	13.7	
25	50	75	950	11.8	1150	7.68	
20	40	60	1300	5.23	1550	2.61	
15	30	45	2000	short	2800	short	
10	20	30	7400	short	exceeds limit	_	

## R<sub>TT</sub> Resistor Selection

The TurboTrans resistor value,  $R_{TT}$  can be determined from the TurboTrans programming, see Equation 4 . For  $V_O > 3.45$  V please contact TI for  $C_O$  and  $R_{TT}$  values.

$$R_{TT} = \frac{40 \times \left[1 - \left(C_{O}/1980\right)\right]}{\left[\left(\left(5 \times C_{O}\right) + 880\right)/1980\right) - 1\right]} (k\Omega)$$
(4)

Where  $C_O$  is the total output capacitance in  $\mu F$ .  $C_O$  values greater than or equal to 1980  $\mu F$  require  $R_{TT}$  to be a short,  $0\Omega$ . ( $R_{TT}$  results in a negative value when  $C_O > 1980 \mu F$ ).

To ensure stability, the value of R<sub>TT</sub> must be calculated using the minimum required output capacitance determined from the capacitor transient response charts above.






Figure 18. Typical TurboTrans™ Application




Figure 19. Typical TurboTrans Waveforms



## **UNDERVOLTAGE LOCKOUT (UVLO)**

The PTH08T240/241W power modules incorporate an input undervoltage lockout (UVLO). The UVLO feature prevents the operation of the module until there is sufficient input voltage to produce a valid output voltage. This enables the module to provide a clean, monotonic powerup for the load circuit, and also limits the magnitude of current drawn from the regulator's input source during the power-up sequence.

The UVLO characteristic is defined by the ON threshold ( $V_{THD}$ ) voltage. Below the ON threshold, the Inhibit control is overridden, and the module does not produce an output. The hysteresis voltage, which is the difference between the ON and OFF threshold voltages, is set at 500 mV. The hysteresis prevents start-up oscillations, which can occur if the input voltage droops slightly when the module begins drawing current from the input source.

The UVLO feature of the PTH08T240/241W module allows for limited adjustment of the *ON* threshold voltage. The adjustment is made via the *Inhbit/UVLO Prog* control pin (pin 11) using a single resistor (see Figure 20). When pin 11 is left open circuit, the *ON* threshold voltage is internally set to its default value, which is 4.3 volts. The *ON* threshold might need to be raised if the module is powered from a tightly regulated 12-V bus. Adjusting the threshold prevents the module from operating if the input bus fails to completely rise to its specified regulation voltage.

Equation 5 determines the value of  $R_{UVLO}$  required to adjust  $V_{THD}$  to a new value. The default value is 4.3 V, and it may only be adjusted to a higher value.

$$R_{\text{UVLO}} = \frac{9690 - (137 \times V_{\text{I}})}{(137 \times V_{\text{I}}) - 585} \quad (k\Omega)$$
(5)

Table 7 shows a chart of standard resistor values for  $R_{UVLO}$  for different options of the on-threshold ( $V_{THD}$ ) voltage.

Table 7. Standard R<sub>UVLO</sub> values for Various V<sub>THD</sub> values

V <sub>THD</sub> (V)	5.0	5.5	6.0	6.5	7.0	7.5	8.0	8.5	9.0	9.5	10.0	10.5	11.0
$R_{UVLO}$ ( $k\Omega$ )	88.7	52.3	37.4	28.7	23.2	19.6	16.9	14.7	13.0	11.8	10.5	9.76	8.87




Figure 20. Undervoltage Lockout Adjustment Resistor Placement



## **Soft-Start Power Up**

The Auto-Track feature allows the power-up of multiple PTH/PTV modules to be directly controlled from the Track pin. However in a stand-alone configuration, or when the Auto-Track feature is not being used, the Track pin should be directly connected to the input voltage,  $V_1$  (see Figure 21).




Figure 21. Defeating the Auto-Track Function

When the Track pin is connected to the input voltage the Auto-Track function is permanently disengaged. This allows the module to power up entirely under the control of its internal soft-start circuitry. When power up is under soft-start control, the output voltage rises to the set-point at a quicker and more linear rate.

From the moment a valid input voltage is applied, the soft-start control introduces a short time delay (typically 2 ms-10 ms) before allowing the output voltage to rise.




Figure 22. Power-Up Waveform

The output then progressively rises to the module's setpoint voltage. Figure 22 shows the soft-start power-up characteristic of the PTH08T240/241W operating from a 12-V input bus and configured for a 3.3-V output. The waveforms were measured with a 10-A constant current load and the Auto-Track feature disabled. The initial rise in input current when the input voltage first starts to rise is the charge current drawn by the input capacitors. Power-up is complete within 15 ms.



### On/Off Inhibit

For applications requiring output voltage on/off control, the PTH08T240/241W incorporates an Inhibit control pin. The inhibit feature can be used wherever there is a requirement for the output voltage from the regulator to be turned off.

The power modules function normally when the Inhibit pin is left open-circuit, providing a regulated output whenever a valid source voltage is connected to  $V_1$  with respect to GND.

Figure 23 shows the typical application of the inhibit function. Note the discrete transistor (Q1). The Inhibit input has its own internal pull-up. An external pull-up resistor should never be used with the inhibit pin. The input is not compatible with TTL logic devices. An open-collector (or open-drain) discrete transistor is recommended for control.




Figure 23. On/Off Inhibit Control Circuit

Turning Q1 on applies a low voltage to the Inhibit control pin and disables the output of the module. If Q1 is then turned off, the module executes a soft-start power-up sequence. A regulated output voltage is produced within 15 ms. Figure 24 shows the typical rise in both the output voltage and input current, following the turn-off of Q1. The turn off of Q1 corresponds to the rise in the waveform,  $V_{INH}$ . The waveforms were measured with a 10-A constant current load.




Figure 24. Power-Up Response from Inhibit Control



## **Overcurrent Protection**

For protection against load faults, all modules incorporate output overcurrent protection. Applying a load that exceeds the regulator's overcurrent threshold causes the regulated output to shut down. Following shutdown, the module periodically attempts to recover by initiating a soft-start power-up. This is described as a *hiccup* mode of operation, whereby the module continues in a cycle of successive shutdown and power up until the load fault is removed. During this period, the average current flowing into the fault is significantly reduced. Once the fault is removed, the module automatically recovers and returns to normal operation.

## **Overtemperature Protection (OTP)**

A thermal shutdown mechanism protects the module's internal circuitry against excessively high temperatures. A rise in the internal temperature may be the result of a drop in airflow, or a high ambient temperature. If the internal temperature exceeds the OTP threshold, the module's Inhibit control is internally pulled low. This turns the output off. The output voltage drops as the external output capacitors are discharged by the load circuit. The recovery is automatic, and begins with a soft-start power up. It occurs when the sensed temperature decreases by about 10°C below the trip point.

The overtemperature protection is a last resort mechanism to prevent thermal stress to the regulator. Operation at or close to the thermal shutdown temperature is not recommended and reduces the long-term reliability of the module. Always operate the regulator within the specified safe operating area (SOA) limits for the worst-case conditions of ambient temperature and airflow.

## **Differential Output Voltage Remote Sense**

Differential remote sense improves the load regulation performance of the module by allowing it to compensate for any IR voltage drop between its output and the load in either the positive or return path. An IR drop is caused by the output current flowing through the small amount of pin and trace resistance. With the sense pins connected, the difference between the voltage measured directly between the  $V_O$  and GND pins, and that measured at the Sense pins, is the amount of IR drop being compensated by the regulator. This should be limited to a maximum of 0.3 V. Connecting the +Sense (pin 6) to the positive load terminal improves the load regulation at the connection point. For optimal behavior the –Sense (pin 7) must be connected to GND (pin 4) close to the module (within 10 cm).

If the remote sense feature is not used at the load, connect the +Sense pin to  $V_O$  (pin 5) and connect the -Sense pin to the module GND (pin 4).

The remote sense feature is not designed to compensate for the forward drop of nonlinear or frequency dependent components that may be placed in series with the converter output. Examples include OR-ing diodes, filter inductors, ferrite beads, and fuses. When these components are enclosed by the remote sense connection they are effectively placed inside the regulation control loop, which can adversely affect the stability of the regulator.



## **Smart Sync**

Smart Sync is a feature that allows multiple power modules to be synchronized to a common frequency. Driving the Smart Sync pins with an external oscillator set to the desired frequency, synchronizes all connected modules to the selected frequency. The synchronization frequency can be higher or lower than the nominal switching frequency of the modules within the range of 240 kHz to 400 kHz (see Electrical Specifications table for frequency limits). Synchronizing modules powered from the same bus, eliminates beat frequencies reflected back to the input supply, and also reduces EMI filtering requirements. Eliminating the low beat frequencies (usually < 10 kHz) allows the EMI filter to be designed to attenuate only the synchronization frequency. Power modules can also be synchronized out of phase to minimize source current loading and minimize input capacitance requirements. Figure 25 shows a standard circuit with two modules syncronized 180° out of phase using a D flip-flop.





Figure 25. Smart Sync Schematic



The maximum input voltage allowed for proper synchronization is duty cycle limited. When using Smart Sync, the maximum allowable input voltage varies as a function of output voltage and switching frequency. Operationally, the maximum input voltage is inversely proportional to switching frequency. Synchronizing to a higher frequency causes greater restrictions on the input voltage range. For a given switching frequency, Figure 26 shows how the maximum input voltage varies with output voltage.

For example, for a module operating at 400 kHz and an output voltage of 1.2 V, the maximum input voltage is 10 V. Exceeding the maximum input voltage may cause in an increase in output ripple voltage and increased output voltage variation.

As shown in Figure 26, input voltages below 6 V can operate down to the minimum output voltage over the entire synchronization frequency range. See the Electrical Characteristics table for the synchronization frequency range and pulse limits.



## Auto-Track™ Function

The Auto-Track function is unique to the PTH/PTV family, and is available with all POLA products. Auto-Track was designed to simplify the amount of circuitry required to make the output voltage from each module power up and power down in sequence. The sequencing of two or more supply voltages during power up is a common requirement for complex mixed-signal applications that use dual-voltage VLSI ICs such as the TMS320™ DSP family, microprocessors, and ASICs.

## **How Auto-Track™ Works**

Auto-Track works by forcing the module output voltage to follow a voltage presented at the *Track* control pin <sup>(1)</sup>. This control range is limited to between 0 V and the module set-point voltage. Once the track-pin voltage is raised above the set-point voltage, the module output remains at its set-point <sup>(2)</sup>. As an example, if the *Track* pin of a 2.5-V regulator is at 1 V, the regulated output is 1 V. If the voltage at the *Track* pin rises to 3 V, the regulated output does not go higher than 2.5 V.

When under Auto-Track control, the regulated output from the module follows the voltage at its *Track* pin on a volt-for-volt basis. By connecting the *Track* pin of a number of these modules together, the output voltages follow a common signal during power up and power down. The control signal can be an externally generated master ramp waveform, or the output voltage from another power supply circuit <sup>(3)</sup>. For convenience, the *Track* input incorporates an internal RC-charge circuit. This operates off the module input voltage to produce a suitable rising waveform at power up.



## **Typical Sequencing Application**

The basic implementation of Auto-Track allows for simultaneous voltage sequencing of a number of Auto-Track compliant modules. Connecting the *Track* inputs of two or more modules forces their track input to follow the same collective RC-ramp waveform, and allows their power-up sequence to be coordinated from a common Track control signal. This can be an open-collector (or open-drain) device, such as a power-up reset voltage supervisor IC. See U3 in Figure 27.

To coordinate a power-up sequence, the Track control must first be pulled to ground potential. This should be done at or before input power is applied to the modules. The ground signal should be maintained for at least 20 ms after input power has been applied. This brief period gives the modules time to complete their internal soft-start initialization <sup>(4)</sup>, enabling them to produce an output voltage. A low-cost supply voltage supervisor IC, that includes a built-in time delay, is an ideal component for automatically controlling the Track inputs at power up.

Figure 27 shows how the TL7712A supply voltage supervisor IC (U3) can be used to coordinate the sequenced power up of PTH08T240/241W modules. The output of the TL7712A supervisor becomes active above an input voltage of 3.6 V, enabling it to assert a ground signal to the common track control well before the input voltage has reached the module's undervoltage lockout threshold. The ground signal is maintained until approximately 28 ms after the input voltage has risen above U3's voltage threshold, which is 4.3 V. The 28-ms time period is controlled by the capacitor  $C_T$ . The value of 2.2  $\mu$ F provides sufficient time delay for the modules to complete their internal soft-start initialization. The output voltage of each module remains at zero until the track control voltage is allowed to rise. When U3 removes the ground signal, the track control voltage automatically rises. This causes the output voltage of each module to rise simultaneously with the other modules, until each reaches its respective set-point voltage.

Figure 28 shows the output voltage waveforms after input voltage is applied to the circuit. The waveforms,  $V_O1$  and  $V_O2$ , represent the output voltages from the two power modules, U1 (3.3 V) and U2 (1.8 V), respectively.  $V_{TRK}$ ,  $V_O1$ , and  $V_O2$  are shown rising together to produce the desired simultaneous power-up characteristic.

The same circuit also provides a power-down sequence. When the input voltage falls below U3's voltage threshold, the ground signal is re-applied to the common track control. This pulls the track inputs to zero volts, forcing the output of each module to follow, as shown in Figure 29. Power down is normally complete before the input voltage has fallen below the modules' undervoltage lockout. This is an important constraint. Once the modules recognize that an input voltage is no longer present, their outputs can no longer follow the voltage applied at their track input. During a power-down sequence, the fall in the output voltage from the modules is limited by the Auto-Track slew rate capability.

## Notes on Use of Auto-Track™

- 1. The *Track* pin voltage must be allowed to rise above the module set-point voltage before the module regulates at its adjusted set-point voltage.
- 2. The Auto-Track function tracks almost any voltage ramp during power up, and is compatible with ramp speeds of up to 1 V/ms.
- 3. The absolute maximum voltage that may be applied to the *Track* pin is the input voltage V<sub>I</sub>.
- 4. The module cannot follow a voltage at its track control input until it has completed its soft-start initialization. This takes about 20 ms from the time that a valid voltage has been applied to its input. During this period, it is recommended that the *Track* pin be held at ground potential.
- 5. The Auto-Track function is disabled by connecting the *Track* pin to the input voltage (V<sub>I</sub>). When Auto-Track is disabled, the output voltage rises according to its softstart rate after input power has been applied.
- 6. The Auto-Track pin should never be used to regulate the module's output voltage for long-term, steady-state operation.






Figure 27. Sequenced Power Up and Power Down Using Auto-Track




Figure 28. Simultaneous Power Up With Auto-Track Control




Figure 29. Simultaneous Power Down With Auto-Track Control



## **Prebias Startup Capability**

A prebias startup condition occurs as a result of an external voltage being present at the output of a power module prior to its output becoming active. This often occurs in complex digital systems when current from another power source is backfed through a dual-supply logic component, such as an FPGA or ASIC. Another path might be via clamp diodes as part of a dual-supply power-up sequencing arrangement. A prebias can cause problems with power modules that incorporate synchronous rectifiers. This is because under most operating conditions, these types of modules can sink as well as source output current.

The PTH family of power modules incorporate synchronous rectifiers, but does not sink current during startup<sup>(1)</sup>, or whenever the Inhibit pin is held low. However, to ensure satisfactory operation of this function, certain conditions must be maintained<sup>(2)</sup>. Figure 30 shows an application demonstrating the prebias startup capability. The startup waveforms are shown in Figure 31. Note that the output current  $(I_O)$  is negligible until the output voltage rises above the voltage backfed through the intrinsic diodes.

The prebias start-up feature is not compatible with Auto-Track. When the module is under Auto-Track control, it sinks current if the output voltage is below that of a back-feeding source. To ensure a pre-bias hold-off one of two approaches must be followed when input power is applied to the module. The Auto-Track function must either be disabled<sup>(3)</sup>, or the module's output held off (for at least 50 ms) using the Inhibit pin. Either approach ensures that the Track pin voltage is above the set-point voltage at start up.

- Startup includes the short delay (approximately 10 ms) prior to the output voltage rising, followed by the
  rise of the output voltage under the module's internal soft-start control. Startup is complete when the
  output voltage has risen to either the set-point voltage or the voltage at the Track pin, whichever is
  lowest.
- 2. To ensure that the regulator does not sink current when power is first applied (even with a ground signal applied to the Inhibit control pin), the input voltage must always be greater than the output voltage throughout the power-up and power-down sequence.
- The Auto-Track function can be disabled at power up by immediately applying a voltage to the module's Track pin that is greater than its set-point voltage. This can be easily accomplished by connecting the Track pin to V<sub>I</sub>.




Figure 30. PreBias Startup Application Circuit








Figure 31. Prebias Startup Waveforms



## **TAPE & REEL AND TRAY**





## PACKAGE OPTION ADDENDUM



.com 31-Jan-2007

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
PTH08T240WAD	ACTIVE	DIP MOD ULE	EBS	11	49	Pb-Free (RoHS)	Call TI	N / A for Pkg Type
PTH08T240WAH	ACTIVE	DIP MOD ULE	EBS	11	49	TBD	Call TI	N / A for Pkg Type
PTH08T240WAS	ACTIVE	DIP MOD ULE	EBT	11	49	TBD	Call TI	N / A for Pkg Type
PTH08T240WAST	ACTIVE	DIP MOD ULE	EBT	11	250	TBD	Call TI	N / A for Pkg Type
PTH08T240WAZ	ACTIVE	DIP MOD ULE	BBT	11	49	Pb-Free (RoHS)	Call TI	Level-3-260C-168 HR
PTH08T240WAZT	ACTIVE	DIP MOD ULE	BBT	11	250	Pb-Free (RoHS)	Call TI	Level-3-260C-168 HR
PTH08T241WAD	ACTIVE	DIP MOD ULE	EBS	11	49	Pb-Free (RoHS)	Call TI	N / A for Pkg Type
PTH08T241WAS	ACTIVE	DIP MOD ULE	EBT	11	49	TBD	Call TI	Level-1-235C-UNLIM
PTH08T241WAST	ACTIVE	DIP MOD ULE	EBT	11	250	TBD	Call TI	Level-1-235C-UNLIM
PTH08T241WAZ	ACTIVE	DIP MOD ULE	BBT	11	49	Pb-Free (RoHS)	Call TI	Level-3-260C-168 HR
PTH08T241WAZT	ACTIVE	DIP MOD ULE	BBT	11	250	Pb-Free (RoHS)	Call TI	Level-3-260C-168 HR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI



## **PACKAGE OPTION ADDENDUM**


31-Jan-2007

www.u.com	31-Jan-200
to Customer on an annual basis.	

#### EBS (R-PDSS-T11) DOUBLE SIDED MODULE 0.140 (3,55)0.870 (22,10) 0.060 0.060 0.750 (19,05) (1,52)(1,52)Ø0.040 (1,02) 11 Places Note F, G. **O**1 **O**11 10**9** 1 0.125 (3,17) 4 Places P1000000X **O** 2 9**9** XXX 0.620 DATE CODE Lowest Component 80 (15,75)0.010 MIN. (0,25)Bottom side 70 Clearance **O** 3 **O** 4 5 🕡 6**0** 0.125 (3,17) **◄** Host Board -0.375 (9,53) <del>--</del> 0.346 (8,80) TOP VIEW MAX. SIDE VIEW 0.910 (23,11) 0.080 (2,03)0.080 0.750 (19,05) (2,03)Note E **O**1 **O**11 10 🖰 0.125 (3,17) 4 Places **O** 2 9 **O** 0.660 8 **O** (16,76)7 **O Q** 4 5**Q** 6 **Q** $\bigcirc$ 3 0.125 (3,17) Ø0.055 (1,40) Min. 11 Places -0.375 (9,53) — Plated through holes. PC LAYOUT 4207365/C 11/06

- NOTES:
- All linear dimensions are in inches (mm).
- This drawing is subject to change without notice.
- C. 2 place decimals are  $\pm 0.030$  ( $\pm 0.76$ mm). D. 3 place decimals are  $\pm 0.010$  ( $\pm 0.25$ mm).
- E. Recommended keep out area for user components.
- F. Pins are 0.040" (1,02) diameter with 0.070" (1,78) diameter standoff shoulder.
- G. All pins: Material Copper Alloy Finish - Tin (100%) over Nickel plate





NOTES: A. All linear dimensions are in inches (mm).

- B. This drawing is subject to change without notice.
- C. 2 place decimals are  $\pm 0.030$  ( $\pm 0.76$ mm).
- D. 3 place decimals are  $\pm 0.010$  ( $\pm 0.25$ mm).
- E. Recommended keep out area for user components.
- F. Power pin connection should utilize two or more vias to the interior power plane of 0.025 (0,63) I.D. per input, ground and output pin (or the electrical equivalent).
- G. Paste screen opening: 0.080 (2,03) to 0.085 (2,16).
  Paste screen thickness: 0.006 (0,15).
- H. Pad type: Solder mask defined.
- I. All pins: Material Copper Alloy

Finish — Tin (100%) over Nickel plate Solder Ball — See product data sheet.

J. Dimension prior to reflow solder.



#### BBT (R-PDSS-B11) DOUBLE SIDED MODULE 0.870 (22,10) 0.370 (9,40) 0.060 MAX. 0.060 (1,52)0.750 (19,05) See Note J (1,52)**O**1 **O**11 10**E** 0.125 (3,17) Solder Ball 4 Places Ø0.040 (1,02) PX000000X **O** 2 9 11 Places XXX See Note I. 0.620 DATE CODE 80 (15,75)70 **Q** 3 **Q** 4 6**0** 5**0** → 0.125 (3,17) - 0.375 (9,53) <del>--</del>▶ SIDE VIEW TOP VIEW 0.910 (23,11) 0.080 (2,03)0.080 0.750 (19,05) (2,03)Lowest Component Note E 0.010 MIN. 0.125 (3,17) (0,25)4 Places Bottom side Clearance 0.660 (16,76)Host Board Ø0.085 (2,16) 11 Places See Note F, G & H • 0.125 (3,17) - 0.375 (9<mark>,</mark>53) -0.346 (8,80) MAX. PC LAYOUT 4207716/C 11/06

NOTES: A. All linear dimensions are in inches (mm).

- B. This drawing is subject to change without notice.
- C. 2 place decimals are  $\pm 0.030$  ( $\pm 0.76$ mm).
- D. 3 place decimals are  $\pm 0.010$  ( $\pm 0.25$ mm).
- E. Recommended keep out area for user components.
- F. Power pin connection should utilize two or more vias to the interior power plane of 0.025 (0,63) I.D. per input, ground and output pin (or the electrical equivalent).
- G. Paste screen opening: 0.080 (2,03) to 0.085 (2,16).
  Paste screen thickness: 0.006 (0,15).
- H. Pad type: Solder mask defined.
- I. All pins: Material Copper Alloy

Finish — Tin (100%) over Nickel plate Solder Ball — 96.5 Sn/3.0 Ag/0.5 Cu

J. Dimension prior to reflow solder.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265