



PIC18F87J93 Family Data Sheet

**64/80-Pin, High-Performance Microcontrollers
with LCD Driver, 12-Bit A/D
and nanoWatt Technology**

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, nanoWatt XLP, Omniscient Code Generation, PICC, PICC-18, PICKit, PICDEM, PICDEM.net, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
== ISO/TS 16949:2002 ==

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



MICROCHIP

PIC18F87J93 FAMILY

64/80-Pin, High-Performance Microcontrollers with LCD Driver, 12-Bit A/D and nanoWatt Technology

LCD Driver and Keypad Interface

Features:

- Direct LCD Panel Drive Capability:
 - Can drive LCD panel while in Sleep mode
- Up to 48 Segments and 192 Pixels, Software Selectable
- Programmable LCD Timing module:
 - Multiple LCD timing sources available
 - Up to four commons: static, 1/2, 1/3 or 1/4 multiplex
 - Static, 1/2 or 1/3 bias configuration
- On-Chip LCD Boost Voltage Regulator for Contrast Control
- Charge Time Measurement Unit (CTMU) for Capacitive Touch Sensing
- ADC for Resistive Touch Sensing

Low-Power Features:

- Power-Managed modes:
 - Run: CPU On, Peripherals On
 - Idle: CPU Off, Peripherals On
 - Sleep: CPU Off, Peripherals Off
- Two-Speed Oscillator Start-up

Flexible Oscillator Structure:

- Two Crystal modes, 4-25 MHz
- Two External Clock modes, up to 48 MHz
- 4x Phase Lock Loop (PLL)
- Internal Oscillator Block with PLL:
 - Eight user-selectable frequencies from 31.25 kHz to 8 MHz
- Secondary Oscillator using Timer1 at 32 kHz
- Fail-Safe Clock Monitor (FSCM):
 - Allows for safe shutdown if peripheral clock fails

Peripheral Highlights:

- High-Current Sink/Source 25 mA/25 mA (PORTB and PORTC)
- Up to Four External Interrupts
- Four 8-Bit/16-Bit Timer/Counter modules
- Two Capture/Compare/PWM (CCP) modules
- Master Synchronous Serial Port (MSSP) module with Two Modes of Operation:
 - 3-Wire/4-Wire SPI (supports all four SPI modes)
 - I²C™ Master and Slave mode
- One Addressable USART module
- One Enhanced Addressable USART module:
 - LIN/J2602 support
 - Auto-wake-up on Start bit and Break character
 - Auto-Baud Detect (ABD)
- 12-Bit, up to 12-Channel A/D Converter:
 - Auto-acquisition
 - Conversion available during Sleep
- Two Analog Comparators
- Programmable Reference Voltage for Comparators
- Hardware Real-Time Clock and Calendar (RTCC) with Clock, Calendar and Alarm Functions
- Charge Time Measurement Unit (CTMU):
 - Capacitance measurement
 - Time measurement with 1 ns typical resolution

Note: This document is supplemented by the "PIC18F87J90 Family Data Sheet" (DS39933). See **Section 1.0 "Device Overview"**.

| Device | Flash Program Memory (Bytes) | SRAM Data Memory (Bytes) | I/O | LCD (Pixels) | Timers 8/16-Bit | CCP | MSSP | | EUSART AUSART | 12-Bit A/D (Channels) | Comparators | BOR/LVD | RTCC | CTMU |
|-------------|------------------------------|--------------------------|-----|--------------|-----------------|-----|------|--------------------------|---------------|-----------------------|-------------|---------|------|------|
| | | | | | | | SPI | Master I ² C™ | | | | | | |
| PIC18F66J93 | 64K | 3,923 | 51 | 132 | 1/3 | 2 | Yes | Yes | 1/1 | 12 | 2 | Yes | Yes | Yes |
| PIC18F67J93 | 128K | 3,923 | 51 | 132 | 1/3 | 2 | Yes | Yes | 1/1 | 12 | 2 | Yes | Yes | Yes |
| PIC18F86J93 | 64K | 3,923 | 67 | 192 | 1/3 | 2 | Yes | Yes | 1/1 | 12 | 2 | Yes | Yes | Yes |
| PIC18F87J93 | 128K | 3,923 | 67 | 192 | 1/3 | 2 | Yes | Yes | 1/1 | 12 | 2 | Yes | Yes | Yes |

PIC18F87J93 FAMILY


Special Microcontroller Features:

- 10,000 Erase/Write Cycle Flash Program Memory, Typical
- Flash Retention 20 Years, Minimum
- Self-Programmable under Software Control
- Flash Program Memory has Word Write Capability for Data EEPROM Emulators
- Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
 - Programmable period from 4 ms to 131s
- In-Circuit Serial Programming™ (ICSP™) via Two Pins
- In-Circuit Debug via Two Pins
- Operating Voltage Range: 2.0V to 3.6V
- 5.5V Tolerant Input (digital pins only)
- Selectable Open-Drain Configuration for Serial Communication and CCP Pins for Driving Outputs up to 5V
- On-Chip 2.5V Regulator

PIC18F87J93 FAMILY

Pin Diagrams – PIC18F6XJ93


64-Pin TQFP



Note 1: The CCP2 pin placement depends on the CCP2MX Configuration bit setting.

PIC18F87J93 FAMILY

Pin Diagrams – PIC18F8XJ93



PIC18F87J93 FAMILY

Table of Contents

| | | |
|-----|---|----|
| 1.0 | Device Overview | 7 |
| 2.0 | 12-Bit Analog-to-Digital Converter (A/D) Module | 27 |
| 3.0 | Special Features of the CPU..... | 37 |
| 4.0 | Electrical Characteristics | 39 |
| 5.0 | Packaging Information..... | 43 |
| | Appendix A: Revision History..... | 45 |
| | Appendix B: Device Differences | 45 |
| | Appendix C: Conversion Considerations | 46 |
| | Appendix D: Migration From Baseline to Enhanced Devices | 46 |
| | Index | 47 |
| | The Microchip Web Site..... | 49 |
| | Customer Change Notification Service | 49 |
| | Customer Support..... | 49 |
| | Reader Response | 50 |
| | Product Identification System | 51 |

PIC18F87J93 FAMILY

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

PIC18F87J93 FAMILY

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC18F66J93
- PIC18F67J93
- PIC18F86J93
- PIC18F87J93

Note: This data sheet documents only the devices' features and specifications that are in addition to the features and specifications of the PIC18F87J90 family devices. For information on the features and specifications shared by the PIC18F87J93 family and PIC18F87J90 family devices, see the "PIC18F87J90 Family Data Sheet" (DS39933).

The PIC18F87J93 family of devices offers the advantages of all PIC18 microcontrollers – high computational performance, a rich feature set and economical price – with the addition of a versatile, on-chip LCD driver. These features make the PIC18F87J93 family a logical choice for many high-performance applications where price is a primary consideration.

1.1 Special Features

- **12-Bit A/D Converter:** The PIC18F87J93 family implements a 12-bit A/D converter. A/D converters in both families incorporate programmable acquisition time. This allows for a channel to be selected and a conversion to be initiated, without waiting for a sampling period and thus, reducing code overhead.
- **Data RAM:** The PIC18F87J93 family devices have 3,923 bytes of RAM.

1.2 Details on Individual Family Members

Devices in the PIC18F87J93 family are available in 64-pin and 80-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in the following ways:

- Flash Program Memory (64 Kbytes for PIC18FX6J93 devices and 128 Kbytes for PIC18FX7J93).
- LCD Pixels:
 - 64-pin devices – 132 pixels (33 SEGs x 4 COMs)
 - 80-pin devices – 192 pixels (48 SEGs x 4 COMs)
- I/O Ports (seven bidirectional ports on PIC18F6XJ93 devices and nine bidirectional ports on PIC18F8XJ93 devices).

All other features for devices in this family are identical and are summarized in Table 1-1 and Table 1-2.

The devices' block diagrams are given in Figure 1-1 and Figure 1-2.

The pinouts for all devices are listed in Table 1-3 and Table 1-4.

PIC18F87J93 FAMILY

TABLE 1-1: DEVICE FEATURES FOR THE PIC18F6XJ93 (64-PIN DEVICES)


| Features | PIC18F66J93 | PIC18F67J93 |
|--|---|-------------|
| Operating Frequency | DC – 48 MHz | |
| Program Memory (Bytes) | 64K | 128K |
| Program Memory (Instructions) | 32,768 | 65,536 |
| Data Memory (Bytes) | 3,923 | 3,923 |
| Interrupt Sources | 29 | |
| I/O Ports | Ports A, B, C, D, E, F, G | |
| LCD Driver (available pixels to drive) | 132 (33 SEGs x 4 COMs) | |
| Timers | 4 | |
| Comparators | 2 | |
| CTMU | Yes | |
| RTCC | Yes | |
| Capture/Compare/PWM Modules | 2 | |
| Serial Communications | MSSP, Addressable USART, Enhanced USART | |
| 12-Bit Analog-to-Digital Module | 12 Input Channels | |
| Resets (and Delays) | POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST) | |
| Instruction Set | 75 Instructions, 83 with Extended Instruction Set Enabled | |
| Packages | 64-Pin TQFP | |

TABLE 1-2: DEVICE FEATURES FOR THE PIC18F8XJ93 (80-PIN DEVICES)

| Features | PIC18F86J93 | PIC18F87J93 |
|--|---|-------------|
| Operating Frequency | DC – 48 MHz | |
| Program Memory (Bytes) | 64K | 128K |
| Program Memory (Instructions) | 32,768 | 65,536 |
| Data Memory (Bytes) | 3,923 | 3,923 |
| Interrupt Sources | 29 | |
| I/O Ports | Ports A, B, C, D, E, F, G, H, J | |
| LCD Driver (available pixels to drive) | 192 (48 SEGs x 4 COMs) | |
| Timers | 4 | |
| Comparators | 2 | |
| CTMU | Yes | |
| RTCC | Yes | |
| Capture/Compare/PWM Modules | 2 | |
| Serial Communications | MSSP, Addressable USART, Enhanced USART | |
| 12-Bit Analog-to-Digital Module | 12 Input Channels | |
| Resets (and Delays) | POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST) | |
| Instruction Set | 75 Instructions, 83 with Extended Instruction Set Enabled | |
| Packages | 80-Pin TQFP | |

PIC18F87J93 FAMILY


FIGURE 1-1: PIC18F6XJ93 (64-PIN) BLOCK DIAGRAM



- Note 1:** See Table 1-3 for I/O port pin descriptions.
Note 2: RA6 and RA7 are only available as digital I/Os in select oscillator modes.
Note 3: Brown-out Reset and Low-Voltage Detect functions are provided when the on-board voltage regulator is enabled.

PIC18F87J93 FAMILY

FIGURE 1-2: PIC18F8XJ93 (80-PIN) BLOCK DIAGRAM



PIC18F87J93 FAMILY

TABLE 1-3: PIC18F6XJ93 (64-PIN DEVICE) PINOUT I/O DESCRIPTIONS (CONTINUED)

| Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|---|------------|-----------------|--------------------|---|
| | TQFP | | | |
| RE0/LCDBIAS1 RE0 LCDBIAS1 | 2 | I/O I | ST Analog | <p>PORTE is a bidirectional I/O port.</p> <p>Digital I/O. BIAS1 input for LCD.</p> |
| RE1/LCDBIAS2 RE1 LCDBIAS2 | 1 | I/O I | ST Analog | <p>Digital I/O. BIAS2 input for LCD.</p> |
| LCDBIAS3 | 64 | I | Analog | BIAS3 input for LCD. |
| RE3/COM0 RE3 COM0 | 63 | I/O O | ST Analog | <p>Digital I/O. COM0 output for LCD.</p> |
| RE4/COM1 RE4 COM1 | 62 | I/O O | ST Analog | <p>Digital I/O. COM1 output for LCD.</p> |
| RE5/COM2 RE5 COM2 | 61 | I/O O | ST Analog | <p>Digital I/O. COM2 output for LCD.</p> |
| RE6/COM3 RE6 COM3 | 60 | I/O O | ST Analog | <p>Digital I/O. COM3 output for LCD.</p> |
| RE7/CCP2/SEG31 RE7 CCP2 ⁽²⁾ SEG31 | 59 | I/O I/O O | ST ST Analog | <p>Digital I/O. Capture 2 input/Compare 2 output/PWM2 output. SEG31 output for LCD.</p> |

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output
 ST = Schmitt Trigger input with CMOS levels Analog = Analog input
 I = Input O = Output
 P = Power OD = Open-Drain (no P diode to VDD)

Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set.
2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared.

PIC18F87J93 FAMILY

TABLE 1-3: PIC18F6XJ93 (64-PIN DEVICE) PINOUT I/O DESCRIPTIONS (CONTINUED)

| Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|--------------------------------|------------|----------|-------------|--|
| | TQFP | | | |
| RF1/AN6/C2OUT/SEG19 | 17 | I/O | ST | PORTF is a bidirectional I/O port. Digital I/O. Analog Input 6. Comparator 2 output. SEG19 output for LCD. |
| RF1 | | I | Analog | |
| AN6 | | O | — | |
| C2OUT | | O | Analog | |
| RF2/AN7/C1OUT/SEG20 | 16 | I/O | ST | Digital I/O. Analog Input 7. Comparator 1 output. SEG20 output for LCD. |
| RF2 | | I | Analog | |
| AN7 | | O | — | |
| C1OUT | | O | Analog | |
| RF3/AN8/SEG21/C2INB | 15 | I/O | ST | Digital I/O. Analog Input 8. SEG21 output for LCD. Comparator 2 input B. |
| RF3 | | I | Analog | |
| AN8 | | O | Analog | |
| SEG21 | | I | Analog | |
| RF4/AN9/SEG22/C2INA | 14 | I/O | ST | Digital I/O. Analog Input 9. SEG22 output for LCD Comparator 2 input A. |
| RF4 | | I | Analog | |
| AN9 | | O | Analog | |
| SEG22 | | I | Analog | |
| RF5/AN10/CVREF/ SEG23/C1INB | 13 | I/O | ST | Digital I/O. Analog Input 10. Comparator reference voltage output. SEG23 output for LCD. Comparator 1 input B. |
| RF5 | | I | Analog | |
| AN10 | | O | Analog | |
| CVREF | | O | Analog | |
| SEG23 | | I | Analog | |
| RF6/AN11/SEG24/C1INA | 12 | I/O | ST | Digital I/O. Analog Input 11. SEG24 output for LCD Comparator 1 input A. |
| RF6 | | I | Analog | |
| AN11 | | O | Analog | |
| SEG24 | | I | Analog | |
| RF7/AN5/SS/SEG25 | 11 | I/O | ST | Digital I/O. Analog Input 5. SPI slave select input. SEG25 output for LCD. |
| RF7 | | O | Analog | |
| AN5 | | I | TTL | |
| SS | | O | Analog | |
| SEG25 | | O | Analog | |

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output
 ST = Schmitt Trigger input with CMOS levels Analog = Analog input
 I = Input O = Output
 P = Power OD = Open-Drain (no P diode to VDD)

Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set.
2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared.

PIC18F87J93 FAMILY

TABLE 1-4: PIC18F8XJ93 (80-PIN DEVICE) PINOUT I/O DESCRIPTIONS (CONTINUED)

| Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|---|------------|-----------------|--------------------|---|
| | TQFP | | | |
| RE0/LCDBIAS1 RE0 LCDBIAS1 | 4 | I/O I | ST Analog | <p>PORTE is a bidirectional I/O port.</p> <p>Digital I/O. BIAS1 input for LCD.</p> |
| RE1/LCDBIAS2 RE1 LCDBIAS2 | 3 | I/O I | ST Analog | <p>Digital I/O. BIAS2 input for LCD.</p> |
| LCDBIAS3 | 78 | I | Analog | BIAS3 input for LCD. |
| RE3/COM0 RE3 COM0 | 77 | I/O O | ST Analog | <p>Digital I/O. COM0 output for LCD.</p> |
| RE4/COM1 RE4 COM1 | 76 | I/O O | ST Analog | <p>Digital I/O. COM1 output for LCD.</p> |
| RE5/COM2 RE5 COM2 | 75 | I/O O | ST Analog | <p>Digital I/O. COM2 output for LCD.</p> |
| RE6/COM3 RE6 COM3 | 74 | I/O O | ST Analog | <p>Digital I/O. COM3 output for LCD.</p> |
| RE7/CCP2/SEG31 RE7 CCP2 ⁽²⁾ SEG31 | 73 | I/O I/O O | ST ST Analog | <p>Digital I/O. Capture 2 input/Compare 2 output/PWM2 output. SEG31 output for LCD.</p> |

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output
 ST = Schmitt Trigger input with CMOS levels Analog = Analog input
 I = Input O = Output
 P = Power OD = Open-Drain (no P diode to VDD)

Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set.
2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared.

PIC18F87J93 FAMILY

TABLE 1-4: PIC18F8XJ93 (80-PIN DEVICE) PINOUT I/O DESCRIPTIONS (CONTINUED)

| Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|---------------------------------|------------|----------|-------------|--|
| | TQFP | | | |
| RF1/AN6/C2OUT/SEG19 | 23 | I/O | ST | PORTF is a bidirectional I/O port. Digital I/O. Analog Input 6. Comparator 2 output. SEG19 output for LCD. |
| RF1 | | I | Analog | |
| AN6 | | O | — | |
| C2OUT | | O | Analog | |
| RF2/AN7/C1OUT/SEG20 | 18 | I/O | ST | Digital I/O. Analog Input 7. Comparator 1 output. SEG20 output for LCD. |
| RF2 | | I | Analog | |
| AN7 | | O | — | |
| C1OUT | | O | Analog | |
| RF3/AN8/SEG21/C2INB | 17 | I/O | ST | Digital I/O. Analog Input 8. SEG21 output for LCD. Comparator 2 input B. |
| RF3 | | I | Analog | |
| AN8 | | O | Analog | |
| SEG21 | | I | Analog | |
| RF4/AN9/SEG22/C2INA | 16 | I/O | ST | Digital I/O. Analog Input 9. SEG22 output for LCD. Comparator 2 input A. |
| RF4 | | I | Analog | |
| AN9 | | O | Analog | |
| SEG22 | | I | Analog | |
| RF5/AN10/CVREF/SEG23/C1INB | 15 | I/O | ST | Digital I/O. Analog Input 10. Comparator reference voltage output. SEG23 output for LCD. Comparator 1 input B. |
| RF5 | | I | Analog | |
| AN10 | | O | Analog | |
| CVREF | | O | Analog | |
| SEG23 | | I | Analog | |
| RF6/AN11/SEG24/C1INA | 14 | I/O | ST | Digital I/O. Analog Input 11. SEG24 output for LCD. Comparator 1 input A. |
| RF6 | | I | Analog | |
| AN11 | | O | Analog | |
| SEG24 | | I | Analog | |
| RF7/AN5/ \overline{SS} /SEG25 | 13 | I/O | ST | Digital I/O. Analog Input 5. SPI slave select input. SEG25 output for LCD. |
| RF7 | | O | Analog | |
| AN5 | | I | TTL | |
| \overline{SS} | | O | Analog | |
| SEG25 | | O | Analog | |

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output
 ST = Schmitt Trigger input with CMOS levels Analog = Analog input
 I = Input O = Output
 P = Power OD = Open-Drain (no P diode to VDD)

Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set.
2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared.

PIC18F87J93 FAMILY

2.0 12-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has 12 inputs for all PIC18F87J93 family devices. This module allows conversion of an analog input signal to a corresponding 12-bit digital number.

The module has these registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 2-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 2-2, configures the functions of the port pins. The ADCON2 register, shown in Register 2-3, configures the A/D clock source, programmed acquisition time and justification.

REGISTER 2-1: ADCON0: A/D CONTROL REGISTER 0

| | | | | | | | |
|-------|-----|-------|-------|-------|-------|---------|-------|
| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| ADCAL | — | CHS3 | CHS2 | CHS1 | CHS0 | GO/DONE | ADON |
| bit 7 | | | | | | bit 0 | |

Legend:

R = Readable bit
-n = Value at POR

W = Writable bit
'1' = Bit is set

U = Unimplemented bit, read as '0'
'0' = Bit is cleared

x = Bit is unknown

- bit 7 **ADCAL:** A/D Calibration bit
1 = Calibration is performed on next A/D conversion
0 = Normal A/D converter operation (no calibration is performed)
- bit 6 **Unimplemented:** Read as '0'
- bit 5-2 **CHS<3:0>:** Analog Channel Select bits
0000 = Channel 00 (AN0)
0001 = Channel 01 (AN1)
0010 = Channel 02 (AN2)
0011 = Channel 03 (AN3)
0100 = Channel 04 (AN4)
0101 = Channel 05 (AN5)
0110 = Channel 06 (AN6)
0111 = Channel 07 (AN7)
1000 = Channel 08 (AN8)
1001 = Channel 09 (AN9)
1010 = Channel 10 (AN10)
1011 = Channel 11 (AN11)
11xx = Unused
- bit 1 **GO/DONE:** A/D Conversion Status bit
When ADON = 1:
1 = A/D conversion in progress
0 = A/D Idle
- bit 0 **ADON:** A/D On bit
1 = A/D converter module is enabled
0 = A/D converter module is disabled

PIC18F87J93 FAMILY

REGISTER 2-2: ADCON1: A/D CONTROL REGISTER 1

| | | | | | | | |
|---------|-----|-------|-------|-------|-------|-------|-------|
| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| TRIGSEL | — | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

- bit 7 **TRIGSEL:** Special Trigger Select bit
 1 = Selects the special trigger from the CTMU
 0 = Selects the special trigger from the CCP2
- bit 6 **Unimplemented:** Read as '0'
- bit 5 **VCFG1:** Voltage Reference Configuration bit (VREF- source)
 1 = VREF- (AN2)
 0 = AVSS
- bit 4 **VCFG0:** Voltage Reference Configuration bit (VREF+ source)
 1 = VREF+ (AN3)
 0 = AVDD
- bit 3-0 **PCFG<3:0>:** A/D Port Configuration Control bits:

| PCFG<3:0> | AN11 | AN10 | AN9 | AN8 | AN7 | AN6 | AN5 | AN4 | AN3 | AN2 | AN1 | AN0 |
|-----------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0000 | A | A | A | A | A | A | A | A | A | A | A | A |
| 0001 | A | A | A | A | A | A | A | A | A | A | A | A |
| 0010 | A | A | A | A | A | A | A | A | A | A | A | A |
| 0011 | A | A | A | A | A | A | A | A | A | A | A | A |
| 0100 | D | A | A | A | A | A | A | A | A | A | A | A |
| 0101 | D | D | A | A | A | A | A | A | A | A | A | A |
| 0110 | D | D | D | A | A | A | A | A | A | A | A | A |
| 0111 | D | D | D | D | A | A | A | A | A | A | A | A |
| 1000 | D | D | D | D | D | A | A | A | A | A | A | A |
| 1001 | D | D | D | D | D | D | A | A | A | A | A | A |
| 1010 | D | D | D | D | D | D | D | A | A | A | A | A |
| 1011 | D | D | D | D | D | D | D | D | A | A | A | A |
| 1100 | D | D | D | D | D | D | D | D | D | A | A | A |
| 1101 | D | D | D | D | D | D | D | D | D | D | A | A |
| 1110 | D | D | D | D | D | D | D | D | D | D | D | A |
| 1111 | D | D | D | D | D | D | D | D | D | D | D | D |

A = Analog input

D = Digital I/O

PIC18F87J93 FAMILY

REGISTER 2-3: ADCON2: A/D CONTROL REGISTER 2

| | | | | | | | |
|-------|-----|-------|-------|-------|-------|-------|-------|
| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| ADFM | — | ACQT2 | ACQT1 | ACQT0 | ADCS2 | ADCS1 | ADCS0 |
| bit 7 | | | | | | | bit 0 |

Legend:

| | | |
|-------------------|------------------|------------------------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared |
| | | x = Bit is unknown |

- bit 7 **ADFM:** A/D Result Format Select bit
 1 = Right justified
 0 = Left justified
- bit 6 **Unimplemented:** Read as '0'
- bit 5-3 **ACQT<2:0>:** A/D Acquisition Time Select bits
 111 = 20 TAD
 110 = 16 TAD
 101 = 12 TAD
 100 = 8 TAD
 011 = 6 TAD
 010 = 4 TAD
 001 = 2 TAD
 000 = 0 TAD⁽¹⁾
- bit 2-0 **ADCS<2:0>:** A/D Conversion Clock Select bits
 111 = FRC (clock derived from A/D RC oscillator)⁽¹⁾
 110 = FOSC/64
 101 = FOSC/16
 100 = FOSC/4
 011 = FRC (clock derived from A/D RC oscillator)⁽¹⁾
 010 = FOSC/32
 001 = FOSC/8
 000 = FOSC/2

Note 1: If the A/D FRC clock source is selected, a delay of one T_{CY} (instruction cycle) is added before the A/D clock starts. This allows the *SLEEP* instruction to be executed before starting a conversion.

PIC18F87J93 FAMILY

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (AVDD and AVSS) or the voltage level on the RA3/AN3/VREF+ and RA2/AN2/VREF- pins.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.


Each port pin associated with the A/D converter can be configured as an analog input or as a digital I/O. The ADRESH and ADRESL registers contain the result of the

A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0<1>) is cleared and the A/D Interrupt Flag bit, ADIF, is set.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted. The value in the ADRESH:ADRESL register pair is not modified for a Power-on Reset. These registers will contain unknown data after a Power-on Reset.

The block diagram of the A/D module is shown in Figure 2-1.

FIGURE 2-1: A/D BLOCK DIAGRAM^(1,2)




PIC18F87J93 FAMILY

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 2.1 “A/D Acquisition Requirements”**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to do an A/D conversion:

1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D acquisition time (ADCON2)
 - Select A/D conversion clock (ADCON2)
 - Turn on A/D module (ADCON0)
2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
3. Wait the required acquisition time (if required).
4. Start conversion:
 - Set GO/DONE bit (ADCON0<1>)
5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared
 - OR
 - Waiting for the A/D interrupt
6. Read A/D Result registers (ADRESH:ADRESL); clear ADIF bit, if required.
7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before next acquisition starts.

FIGURE 2-2: ANALOG INPUT MODEL



PIC18F87J93 FAMILY

2.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 2-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). **The maximum recommended impedance for analog sources is 2.5 kΩ.** After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note: When the conversion is started, the holding capacitor is disconnected from the input pin.

To calculate the minimum acquisition time, Equation 2-1 may be used. This equation assumes that 1/2 LSB error is used (1,024 steps for the A/D). The 1/2 LSB error is the maximum error allowed for the A/D to meet its specified resolution.

Equation 2-3 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions:

| | | |
|------------------|---|--------------------|
| CHOLD | = | 25 pF |
| Rs | = | 2.5 kΩ |
| Conversion Error | ≤ | 1/2 LSB |
| VDD | = | 3V → Rss = 2 kΩ |
| Temperature | = | 85°C (system max.) |

EQUATION 2-1: ACQUISITION TIME

$$\begin{aligned} TACQ &= \text{Amplifier Settling Time} + \text{Holding Capacitor Charging Time} + \text{Temperature Coefficient} \\ &= TAMP + TC + TCOFF \end{aligned}$$

EQUATION 2-2: A/D MINIMUM CHARGING TIME

$$\begin{aligned} V_{HOLD} &= (VREF - (VREF/2048)) \cdot (1 - e^{-(TC/CHOLD)(RIC + Rss + Rs)}) \\ \text{or} \\ TC &= -(CHOLD)(RIC + Rss + Rs) \ln(1/2048) \end{aligned}$$

EQUATION 2-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

$$\begin{aligned} TACQ &= TAMP + TC + TCOFF \\ TAMP &= 0.2 \mu s \\ TCOFF &= \frac{(Temp - 25^\circ C)(0.02 \mu s/^\circ C)}{(85^\circ C - 25^\circ C)(0.02 \mu s/^\circ C)} \\ &= 1.2 \mu s \end{aligned}$$

Temperature coefficient is only required for temperatures > 25°C. Below 25°C, TCOFF = 0 ms.

$$\begin{aligned} TC &= -(CHOLD)(RIC + Rss + Rs) \ln(1/2048) \mu s \\ &= -(25 \text{ pF})(1 \text{ k}\Omega + 2 \text{ k}\Omega + 2.5 \text{ k}\Omega) \ln(0.0004883) \mu s \\ &= 1.05 \mu s \end{aligned}$$

$$\begin{aligned} TACQ &= 0.2 \mu s + 1 \mu s + 1.2 \mu s \\ &= 2.4 \mu s \end{aligned}$$

2.2 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT<2:0> bits (ADCON2<5:3>) remain in their Reset state ('000') and is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQT bits can be set to select a programmable acquisition time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

2.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 12-bit conversion. The source of the A/D conversion clock is software selectable.

There are seven possible options for TAD:

- 2 TOSC
- 4 TOSC
- 8 TOSC
- 16 TOSC
- 32 TOSC
- 64 TOSC
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible but greater than the minimum TAD.

Table 2-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

TABLE 2-1: TAD vs. DEVICE OPERATING FREQUENCIES

| AD Clock Source (TAD) | | Maximum Device Frequency |
|-----------------------|-----------|--------------------------|
| Operation | ADCS<2:0> | |
| 2 TOSC | 000 | 2.86 MHz |
| 4 TOSC | 100 | 5.71 MHz |
| 8 TOSC | 001 | 11.43 MHz |
| 16 TOSC | 101 | 22.86 MHz |
| 32 TOSC | 010 | 40.0 MHz |
| 64 TOSC | 110 | 40.0 MHz |
| RC ⁽²⁾ | x11 | 1.00 MHz ⁽¹⁾ |

Note 1: The RC source has a typical TAD time of 4 μ s.

- 2:** For device frequencies above 1 MHz, the device must be in Sleep mode for the entire conversion or the A/D accuracy may be out of specification.

2.4 Configuring Analog Port Pins

The ADCON1, TRISA, TRISF and TRISH registers control the operation of the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<3:0> bits and the TRIS bits.

Note 1: When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will be accurately converted.

- 2:** Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.

PIC18F87J93 FAMILY

2.5 A/D Conversions

Figure 2-3 shows the operation of the A/D converter after the $\overline{\text{GO/DONE}}$ bit has been set and the $\text{ACQT}<2:0>$ bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 2-4 shows the operation of the A/D converter after the $\overline{\text{GO/DONE}}$ bit has been set; the $\text{ACQT}<2:0>$ bits are set to '010' and a 4 TAD acquisition time is selected before the conversion starts.

Clearing the $\overline{\text{GO/DONE}}$ bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note: The $\overline{\text{GO/DONE}}$ bit should NOT be set in the same instruction that turns on the A/D.

2.6 Use of the CCP2 Trigger

An A/D conversion can be started by the "Special Event Trigger" of the CCP2 module. This requires that the $\text{CCP2M}<3:0>$ bits ($\text{CCP2CON}<3:0>$) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the $\overline{\text{GO/DONE}}$ bit will be set, starting the A/D acquisition and conversion, and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH:ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time is selected before the Special Event Trigger sets the $\overline{\text{GO/DONE}}$ bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the Special Event Trigger will be ignored by the A/D module but will still reset the Timer1 (or Timer3) counter.

FIGURE 2-3: A/D CONVERSION TAD CYCLES ($\text{ACQT}<2:0> = 000, \text{TACQ} = 0$)





FIGURE 2-4: A/D CONVERSION TAD CYCLES ($\text{ACQT}<2:0> = 010, \text{TACQ} = 4 \text{ TAD}$)



PIC18F87J93 FAMILY

2.7 A/D Converter Calibration

The A/D converter in the PIC18F87J93 family of devices includes a self-calibration feature which compensates for any offset generated within the module. The calibration process is automated and is initiated by setting the ADCAL bit (ADCON0<7>). The next time the GO/DONE bit is set, the module will perform a “dummy” conversion (which means it is reading none of the input channels) and store the resulting value internally to compensate for offset. Thus, subsequent offsets will be compensated.

The calibration process assumes that the device is in a relatively steady-state operating condition. If A/D calibration is used, it should be performed after each device Reset or if there are other major changes in operating conditions.

2.8 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT<2:0> and ADCS<2:0> bits in ADCON2 should be updated in accordance with the power-managed mode clock that will be used. After the power-managed mode is entered (either of the power-managed Run modes), an A/D acquisition or conversion may be started. Once an acquisition or conversion is started, the device should continue to be clocked by the same power-managed mode clock source until the conversion has been completed. If desired, the device may be placed into the corresponding power-managed Idle mode during the conversion.

If the power-managed mode clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in Sleep mode requires the A/D RC clock to be selected. If bits, ACQT<2:0>, are set to ‘000’ and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN and SCSx bits in the OSCCON register must have already been cleared prior to starting the conversion.

TABLE 2-2: SUMMARY OF A/D REGISTERS

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Notes |
|---------|-------------------------------|-----------------------|--------|--------|--------|--------|---------|--------|-------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 2 |
| PIR1 | — | ADIF | RC1IF | TX1IF | SSPIF | — | TMR2IF | TMR1IF | 2 |
| PIE1 | — | ADIE | RC1IE | TX1IE | SSPIE | — | TMR2IE | TMR1IE | 2 |
| IPR1 | — | ADIP | RC1IP | TX1IP | SSPIP | — | TMR2IP | TMR1IP | 2 |
| PIR3 | — | LCDIF | RC2IF | TX2IF | CTMUIF | CCP2IF | CCP1IF | RTCCIF | 2 |
| PIE3 | — | LCDIE | RC2IE | TX2IE | CTMUIE | CCP2IE | CCP1IE | RTCCIE | 2 |
| IPR3 | — | LCDIP | RC2IP | TX2IP | CTMUIP | CCP2IP | CCP1IP | RTCCIP | 2 |
| ADRESH | A/D Result Register High Byte | | | | | | | | 2 |
| ADRESL | A/D Result Register Low Byte | | | | | | | | 2 |
| ADCON0 | ADCAL | — | CHS3 | CHS2 | CHS1 | CHS0 | GO/DONE | ADON | 2 |
| ADCON1 | TRIGSEL | — | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 2 |
| ADCON2 | ADFM | — | ACQT2 | ACQT1 | ACQT0 | ADCS2 | ADCS1 | ADCS0 | 2 |
| CCP2CON | — | — | DC2B1 | DC2B0 | CCP2M3 | CCP2M2 | CCP2M1 | CCP2M0 | 2 |
| PORTA | RA7 ⁽¹⁾ | RA6 ⁽¹⁾ | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | 2 |
| TRISA | TRISA7 ⁽¹⁾ | TRISA6 ⁽¹⁾ | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 2 |
| PORTF | RF7 | RF6 | RF5 | RF4 | RF3 | RF2 | RF1 | — | 2 |
| TRISF | TRISF5 | TRISF4 | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | — | 2 |

Legend: — = unimplemented, read as ‘0’. Shaded cells are not used for A/D conversion.

Note 1: RA<7:6> and their associated latch and direction bits are configured as port pins only when the internal oscillator is selected as the default clock source (FOSC2 Configuration bit = 0); otherwise, they are disabled and these bits read as ‘0’.

2: For these Reset values, see **Section 4.0 “Reset”** of the “PIC18F87J90 Family Data Sheet” (DS39933).

PIC18F87J93 FAMILY

NOTES:

PIC18F87J93 FAMILY

3.0 SPECIAL FEATURES OF THE CPU

Note 1: This section documents only the CPU features that are different from, or in addition to, the features of the PIC18F87J90 family devices.

2: For additional details on the Configuration bits, refer to **Section 24.1 “Configuration Bits”** in the *“PIC18F87J90 Family Data Sheet”* (DS39933).

3.1 Device ID Registers

The Device ID registers are “read-only” registers. They identify the device type and revision for device programmers and can be read by firmware using table reads.

TABLE 3-1: DEVICE ID REGISTERS

| File Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default/ Unprogrammed Value ⁽¹⁾ | |
|-----------|--------|-------|-------|-------|-------|-------|-------|-------|--|--------------------------|
| 3FFFFEh | DEVID1 | DEV2 | DEV1 | DEV0 | REV4 | REV3 | REV2 | REV1 | REV0 | xxxx xxxx ⁽²⁾ |
| 3FFFFFh | DEVID2 | DEV10 | DEV9 | DEV8 | DEV7 | DEV6 | DEV5 | DEV4 | DEV3 | 0000 10x1 ⁽²⁾ |

Legend: x = unknown, – = unimplemented. Shaded cells are unimplemented, read as ‘0’.

Note 1: Values reflect the unprogrammed state as received from the factory and following Power-on Resets. In all other Reset states, the configuration bytes maintain their previously programmed states.

2: See Register 3-1 and Register 3-2 for DEVID values. These registers are read-only and cannot be programmed by the user.

PIC18F87J93 FAMILY

REGISTER 3-1: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F87J93 FAMILY DEVICES

| | | | | | | | |
|-------|------|------|------|------|------|------|-------|
| R | R | R | R | R | R | R | R |
| DEV2 | DEV1 | DEV0 | REV4 | REV3 | REV2 | REV1 | REV0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Read-only bit

bit 7-5 **DEV<2:0>**: Device ID bits

111 = PIC18F87J93

110 = PIC18F86J93

011 = PIC18F67J93

010 = PIC18F66J93

bit 4-0 **REV<4:0>**: Revision ID bits

These bits are used to indicate the device revision.

REGISTER 3-2: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F87J93 FAMILY DEVICES

| | | | | | | | |
|----------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|
| R | R | R | R | R | R | R | R |
| DEV10 ⁽¹⁾ | DEV9 ⁽¹⁾ | DEV8 ⁽¹⁾ | DEV7 ⁽¹⁾ | DEV6 ⁽¹⁾ | DEV5 ⁽¹⁾ | DEV4 ⁽¹⁾ | DEV3 ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Read-only bit

bit 7-0 **DEV<10:3>**: Device ID bits⁽¹⁾

These bits are used with the DEV<2:0> bits in the Device ID Register 1 to identify the part number.

0101 0000 = PIC18F87J93 family devices

Note 1: The values for DEV<10:3> may be shared with other device families. The specific device is always identified by using the entire DEV<10:0> bit sequence.

PIC18F87J93 FAMILY

4.0 ELECTRICAL CHARACTERISTICS

Note: Other than some basic data, this section documents only the PIC18F87J93 family devices' specifications that differ from those of the PIC18F87J90 family devices. For detailed information on the electrical specifications shared by the PIC18F87J93 family and PIC18F87J90 family devices, see the "PIC18F87J90 Family Data Sheet" (DS39933).

Absolute Maximum Ratings^(†)

| | |
|--|-----------------------|
| Ambient temperature under bias | -40°C to +100°C |
| Storage temperature | -65°C to +150°C |
| Voltage on any digital only I/O pin or $\overline{\text{MCLR}}$ with respect to VSS (except VDD) | -0.3V to 6.0V |
| Voltage on any combined digital and analog pin with respect to VSS (except VDD and $\overline{\text{MCLR}}$)..... | -0.3V to (VDD + 0.3V) |
| Voltage on VDDCORE with respect to VSS | -0.3V to 2.75V |
| Voltage on VDD with respect to VSS | -0.3V to 3.6V |
| Total power dissipation (Note 1) | 1.0W |
| Maximum current out of VSS pin | 300 mA |
| Maximum current into VDD pin | 250 mA |
| Maximum output current sunk by PORTA<7:6> and any PORTB and PORTC I/O pins..... | 25 mA |
| Maximum output current sunk by any PORTD, PORTE and PORTJ I/O pins | 8 mA |
| Maximum output current sunk by PORTA<5:0> and any PORTF, PORTG and PORTH I/O pins | 2 mA |
| Maximum output current sourced by PORTA<7:6> and any PORTB and PORTC I/O pins | 25 mA |
| Maximum output current sourced by any PORTD, PORTE and PORTJ I/O pins | 8 mA |
| Maximum output current sourced by PORTA<5:0> and any PORTF, PORTG and PORTH I/O pins | 2 mA |
| Maximum current sunk by all ports combined | 200 mA |

Note 1: Power dissipation is calculated as follows:

$$P_{dis} = V_{DD} \times \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$$

† **NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIC18F87J93 FAMILY

FIGURE 4-1: VOLTAGE-FREQUENCY GRAPH, REGULATOR ENABLED (INDUSTRIAL)⁽¹⁾





FIGURE 4-2: VOLTAGE-FREQUENCY GRAPH, REGULATOR DISABLED (INDUSTRIAL)⁽¹⁾



PIC18F87J93 FAMILY

TABLE 4-1: A/D CONVERTER CHARACTERISTICS: PIC18F87J93 FAMILY (INDUSTRIAL)

| Param No. | Sym | Characteristic | Min | Typ | Max | Units | Conditions |
|-----------|-------------------|--|---------------------------|----------|-------------------|------------|--|
| A01 | NR | Resolution | — | — | 12 | bit | $\Delta V_{REF} \geq 3.0V$ |
| A03 | EIL | Integral Linearity Error | — | $<\pm 1$ | ± 2.0 | LSB | $\Delta V_{REF} \geq 3.0V$ |
| A04 | EDL | Differential Linearity Error | — | $<\pm 1$ | ± 1.5 | LSB | $\Delta V_{REF} \geq 3.0V$ |
| A06 | E _{OFF} | Offset Error | — | $<\pm 1$ | ± 5 | LSB | $\Delta V_{REF} \geq 3.0V$ |
| A07 | E _{GN} | Gain Error | — | $<\pm 1$ | ± 3 | LSB | $\Delta V_{REF} \geq 3.0V$ |
| A10 | — | Monotonicity | Guaranteed ⁽¹⁾ | | | — | $V_{SS} \leq V_{AIN} \leq V_{REF}$ |
| A20 | ΔV_{REF} | Reference Voltage Range (V _{REFH} – V _{REFL}) | 3 | — | $V_{DD} - V_{SS}$ | V | For 12-bit resolution |
| A21 | V _{REFH} | Reference Voltage High | $V_{SS} + 3.0V$ | — | $V_{DD} + 0.3V$ | V | For 12-bit resolution |
| A22 | V _{REFL} | Reference Voltage Low | $V_{SS} - 0.3V$ | — | $V_{DD} - 3.0V$ | V | For 12-bit resolution |
| A25 | V _{AIN} | Analog Input Voltage | V _{REFL} | — | V _{REFH} | V | Note 2 |
| A30 | Z _{AIN} | Recommended Impedance of Analog Voltage Source | — | — | 2.5 | k Ω | |
| A50 | I _{REF} | V _{REF} Input Current ⁽²⁾ | — | — | 5 | μA | During V _{AIN} acquisition. During A/D conversion cycle. |
| | | | — | — | 150 | μA | |

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

Note 2: V_{REFH} current is from the RA3/AN3/V_{REF+} pin or V_{DD}, whichever is selected as the V_{REFH} source. V_{REFL} current is from the RA2/AN2/V_{REF-}/CV_{REF} pin or V_{SS}, whichever is selected as the V_{REFL} source.

PIC18F87J93 FAMILY

FIGURE 4-3: A/D CONVERSION TIMING




TABLE 4-2: A/D CONVERSION REQUIREMENTS

| Param No. | Symbol | Characteristic | Min | Max | Units | Conditions |
|-----------|------------------|---|-----|---------------------|-------|-------------------------|
| 130 | TAD | A/D Clock Period | 0.8 | 12.5 ⁽¹⁾ | μs | TOSC based, VREF ≥ 3.0V |
| 131 | T _{CNV} | Conversion Time (not including acquisition time) ⁽²⁾ | 13 | 14 | TAD | |
| 132 | TACQ | Acquisition Time ⁽³⁾ | 1.4 | — | μs | |
| 135 | T _{SWC} | Switching Time from Convert → Sample | — | (Note 4) | | |
| 137 | T _{DIS} | Discharge Time | 0.2 | — | μs | |

- Note 1:** The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.
- Note 2:** ADRES registers may be read on the following T_{CY} cycle.
- Note 3:** The time for the holding capacitor to acquire the “New” input voltage when the voltage changes full scale after the conversion (VDD to VSS or VSS to VDD). The source impedance (R_S) on the input channels is 50Ω.
- Note 4:** On the following cycle of the device clock.

5.0 PACKAGING INFORMATION

For packaging information, see the “*PIC18F87J93 Family Data Sheet*” (DS39933).

PIC18F87J93 FAMILY

NOTES:

PIC18F87J93 FAMILY

APPENDIX A: REVISION HISTORY

Revision A (June 2009)

Original data sheet for PIC18F87J93 family devices.

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

TABLE B-1: PIC18F87J93 FAMILY DEVICE DIFFERENCES

| Features | PIC18F66J93 | PIC18F67J93 | PIC18F86J93 | PIC18F87J93 |
|--------------------------------------|---------------------------|---------------------------|---------------------------------|---------------------------------|
| Program Memory (Bytes) | 64K | 128K | 64K | 128K |
| Program Memory (Instructions) | 32768 | 65536 | 32768 | 65536 |
| Interrupt Sources | 28 | 28 | 29 | 29 |
| I/O Ports | Ports A, B, C, D, E, F, G | Ports A, B, C, D, E, F, G | Ports A, B, C, D, E, F, G, H, J | Ports A, B, C, D, E, F, G, H, J |
| Capture/Compare/PWM Modules | 2 | 2 | 2 | 2 |
| Enhanced Capture/Compare/PWM Modules | 3 | 3 | 3 | 3 |
| Packages | 64-Pin TQFP | 64-Pin TQFP | 80-Pin TQFP | 80-Pin TQFP |

PIC18F87J93 FAMILY

APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

Not Applicable

APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (such as the PIC16C5X) to an Enhanced MCU device (such as the PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

PIC18F87J93 FAMILY

INDEX

A

| | |
|--|--------|
| A/D | |
| A/D Converter Interrupt, Configuring | 31 |
| Acquisition Requirements | 32 |
| ADCAL Bit | 35 |
| ADCON0 Register | 27 |
| ADCON1 Register | 27 |
| ADCON2 Register | 27 |
| ADRESH Register | 27, 30 |
| ADRESL Register | 27 |
| Analog Port Pins, Configuring | 33 |
| Associated Registers | 35 |
| Configuring the Module | 31 |
| Conversion Clock (TAD) | 33 |
| Conversion Status (GO/DONE Bit) | 30 |
| Conversions | 34 |
| Converter Calibration | 35 |
| Converter Characteristics | 41 |
| Operation in Power-Managed Modes | 35 |
| Overview | 27 |
| Selecting and Configuring Automatic | |
| Acquisition Time | 33 |
| Special Event Trigger (CCP) | 34 |
| Use of the CCP2 Trigger | 34 |
| Absolute Maximum Ratings | 39 |
| ADCAL Bit | 35 |
| ADCON0 Register | 27 |
| GO/DONE Bit | 30 |
| ADCON1 Register | 27 |
| ADCON2 Register | 27 |
| ADRESH Register | 27 |
| ADRESL Register | 27, 30 |
| Analog-to-Digital Converter. See A/D. | |

B

| | |
|--------------------------|----|
| Block Diagrams | |
| A/D | 30 |
| Analog Input Model | 31 |
| PIC18F66J93/67J93 | 9 |
| PIC18F86J93/87J93 | 10 |

C

| | |
|--|----|
| Compare (CCP Module) | |
| Special Event Trigger | 34 |
| Conversion Considerations | 46 |
| Customer Change Notification Service | 49 |
| Customer Notification Service | 49 |
| Customer Support | 49 |

D

| | |
|---------------------------------|----|
| Device Differences | 45 |
| Device Overview | |
| Detailed Features | 7 |
| Features (64-Pin Devices) | 8 |
| Features (80-Pin Devices) | 8 |
| Special Features | 7 |

E

| | |
|----------------------------------|----|
| Electrical Characteristics | 39 |
| Equations | |
| A/D Acquisition Time | 32 |
| A/D Minimum Charging Time | 32 |
| Calculating the Minimum Required | |
| Acquisition Time | 32 |
| Errata | 6 |

F

| | |
|--|---|
| Features Summary | |
| Device Overview | 1 |
| Flexible Oscillator Structure | 1 |
| LCD Driver and Keypad Interface | 1 |
| Low Power | 1 |
| Peripheral Highlights | 1 |
| Special Microcontroller Attributes | 2 |

I

| | |
|-------------------------------|----|
| Internet Address | 49 |
| Interrupt Sources | |
| A/D Conversion Complete | 31 |

M

| | |
|---|----|
| Microchip Internet Web Site | 49 |
| Migration From Baseline to Enhanced Devices | 46 |

P

| | |
|-----------------------------|--------|
| Packaging Information | 43 |
| Pin Diagrams | |
| PIC18F66J93/67J93 | 3 |
| PIC18F86J93/87J93 | 4 |
| Pin Functions | |
| AVDD | 17 |
| AVDD | 26 |
| AVSS | 17 |
| AVSS | 26 |
| ENVREG | 17, 26 |
| LCDBIAS3 | 15, 22 |
| MCLR | 11, 18 |
| OSC1/CLKI/RA7 | 11, 18 |
| OSC2/CLKO/RA6 | 11, 18 |
| RA0/AN0 | 11, 18 |
| RA1/AN1/SEG18 | 11, 18 |
| RA2/AN2/VREF- | 11, 18 |
| RA3/AN3/VREF+ | 11, 18 |
| RA4/T0CKI/SEG14 | 11, 18 |
| RA5/AN4/SEG15 | 11, 18 |
| RB0/INT0/SEG30 | 12, 19 |
| RB1/INT1/SEG8 | 12, 19 |
| RB2/INT2/SEG9/CTED1 | 12, 19 |
| RB3/INT3/SEG10/CTED2 | 12, 19 |
| RB4/KBI0/SEG11 | 12, 19 |
| RB5/KBI1/SEG29 | 12, 19 |
| RB6/KBI2/PGC | 12, 19 |
| RB7/KBI3/PGD | 12, 19 |
| RC0/T1OSO/T13CKI | 13, 20 |

PIC18F87J93 FAMILY

| | |
|----------------------------------|--------|
| RC1/T1OSI/CCP2/SEG32 | 13, 20 |
| RC2/CCP1/SEG13 | 13, 20 |
| RC3/SCK/SCL/SEG17 | 13, 20 |
| RC4/SDI/SDA/SEG16 | 13, 20 |
| RC5/SDO/SEG12 | 13, 20 |
| RC6/TX1/CK1/SEG27 | 13, 20 |
| RC7/RX1/DT1/SEG28 | 13, 20 |
| RD0/SEG0/CTPLS | 14, 21 |
| RD0/SEG1 | 14 |
| RD1/SEG1 | 21 |
| RD2/SEG2 | 14, 21 |
| RD3/SEG3 | 14, 21 |
| RD4/SEG4 | 14, 21 |
| RD5/SEG5 | 14, 21 |
| RD6/SEG6 | 14, 21 |
| RD7/SEG7 | 14, 21 |
| RE0/LCDBIAS1 | 15, 22 |
| RE1/LCDBIAS2 | 15, 22 |
| RE3/COM0 | 15, 22 |
| RE4/COM1 | 15, 22 |
| RE5/COM2 | 15, 22 |
| RE6/COM3 | 15, 22 |
| RE7/CCP2/SEG31 | 15, 22 |
| RF1/AN6/C2OUT/SEG19 | 16, 23 |
| RF2/AN7/C1OUT/SEG20 | 16, 23 |
| RF3/AN8/SEG21/C2INB | 16, 23 |
| RF4/AN9/SEG22/C2INA | 16, 23 |
| RF5/AN10/CVREF/SEG23/C1INB | 16, 23 |
| RF6/AN11/SEG24/C1INA | 16, 23 |
| RF7/AN5/SS/SEG25 | 16, 23 |
| RG0/LCDBIAS0 | 17, 24 |
| RG1/TX2/CK2 | 17, 24 |
| RG2/RX2/DT2/VLCAP1 | 17, 24 |
| RG3/VLCAP2 | 17, 24 |
| RG4/SEG26/RTCC | 17, 24 |
| RH0/SEG47 | 25 |
| RH1/SEG46 | 25 |
| RH2/SEG45 | 25 |
| RH3/SEG44 | 25 |
| RH4/SEG40 | 25 |
| RH5/SEG41 | 25 |
| RH6/SEG42 | 25 |
| RH7/SEG43 | 25 |
| RJ0 | 26 |
| RJ1/SEG33 | 26 |
| RJ2/SEG34 | 26 |
| RJ3/SEG35 | 26 |
| RJ4/SEG39 | 26 |
| RJ5/SEG38 | 26 |
| RJ6/SEG37 | 26 |
| RJ7/SEG36 | 26 |
| VDD | 17 |
| VDD | 26 |
| VDDCORE/VCAP | 17, 26 |
| VSS | 17 |
| VSS | 26 |

| | |
|-------------------------------------|----|
| Pinout I/O Descriptions | |
| PIC18F6XJ93 | 11 |
| PIC18F8XJ93 | 18 |
| Product Identification System | 51 |

R

| | |
|------------------------------|----|
| Reader Response | 50 |
| Registers | |
| ADCON0 (A/D Control 0) | 27 |
| ADCON1 (A/D Control 1) | 28 |
| ADCON2 (A/D Control 2) | 29 |
| DEVID1 (Device ID 1) | 38 |
| DEVID2 (Device ID 2) | 38 |
| Revision History | 45 |

S

| | |
|-----------------------------------|----|
| Special Features of the CPU | 37 |
|-----------------------------------|----|

T

| | |
|------------------------------------|----|
| Timing Diagrams | |
| A/D Conversion | 42 |
| Timing Diagrams and Specifications | |
| A/D Conversion Requirements | 42 |

V

| | |
|--------------------------------------|----|
| Voltage-Frequency Graphs | |
| Regulator Disabled, Industrial | 40 |
| Regulator Enabled, Industrial | 40 |

W

| | |
|---|----|
| Worldwide Sales and Service Offices | 52 |
| WWW Address | 49 |
| WWW, On-Line Support | 6 |

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://support.microchip.com>

PIC18F87J93 FAMILY

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To: Technical Publications Manager
RE: Reader Response
Total Pages Sent _____

From: Name _____
Company _____
Address _____
City / State / ZIP / Country _____
Telephone: (_____) _____ - _____ FAX: (_____) _____ - _____

Application (optional):

Would you like a reply? ___Y ___N

Device: PIC18F87J93 Family Literature Number: DS39948A

Questions:

1. What are the best features of this document?

2. How does this document meet your hardware and software development needs?

3. Do you find the organization of this document easy to follow? If not, why?

4. What additions to the document do you think would enhance the structure and subject?

5. What deletions from the document could be made without affecting the overall usefulness?

6. Is there any incorrect or misleading information (what and where)?

7. How would you improve this document?

PIC18F87J93 FAMILY

PRODUCT IDENTIFICATION SYSTEM

To order or obtain purchasing information such as pricing or delivery, refer to the factory or the listed sales office.

| <u>PART NO.</u> | <u>X</u> | <u>XX</u> | <u>XXX</u> |
|-------------------------|--|-----------|------------|
| Device | Temperature Range | Package | Pattern |
| Device ^(1,2) | PIC18F66J93, PIC18F66J93T PIC18F67J93, PIC18F67J93T PIC18F86J93, PIC18F86J93T PIC18F87J93, PIC18F87J93T | | |
| Temperature Range | I = -40°C to +85°C (Industrial) | | |
| Package | PT = TQFP (Thin Quad Flatpack) | | |
| Pattern | QTP, SQTP, Code or Special Requirements (blank otherwise) | | |

Examples:

a) PIC18F87J93-I/PT 301 = Industrial temperature, TQFP package, QTP pattern #301.

b) PIC18F87J93T-I/PT = Tape and reel, Industrial temperature, TQFP package.

Note 1: F = Standard Voltage Range
Note 2: T = In Tape and Reel



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://support.microchip.com>
Web Address:
www.microchip.com

Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago

Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Cleveland

Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit

Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

Kokomo

Kokomo, IN
Tel: 765-864-8360
Fax: 765-864-8387

Los Angeles

Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

Santa Clara

Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

Toronto

Mississauga, Ontario,
Canada
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100
Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Hong Kong SAR

Tel: 852-2401-1200
Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660
Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xiamen

Tel: 86-592-2388138
Fax: 86-592-2388130

China - Xian

Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

China - Zhuhai

Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444
Fax: 91-80-3090-4080

India - New Delhi

Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166
Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-6578-300
Fax: 886-3-6578-370

Taiwan - Kaohsiung

Tel: 886-7-536-4818
Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610
Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611
Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399
Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

UK - Wokingham

Tel: 44-118-921-5869
Fax: 44-118-921-5820

03/26/09