

SLLS891B-FEBRUARY 2008-REVISED AUGUST 2011

11.3 Gbps Limiting Transimpedance Amplifier With RSSI

Check for Samples: ONET8531T

FEATURES

- 10 GHz Bandwidth
- 4.5 kΩ Differential Small Signal Transimpedance
- 2.5 mA_{p-p} Input Overload Current
- Received Signal Strength Indication (RSSI)
- 100 mW Typical Power Dissipation
- CML Data Outputs With On-Chip 50 Ω Back-Termination
- On Chip Supply Filter Capacitor
- Single 3.3 V Supply
- Die Size: 940 × 1195 µm
- Case temperature operation: -40°C to 100°C

DESCRIPTION

APPLICATIONS

- SONET OC-192
- SFP+ Optical Receivers
- 10× Fibre Channel Optical Receivers
- 10G Ethernet Receivers
- PIN Preamplifier-Receivers
- APD Preamplifier Receivers

The ONET8531T is a high-speed and high-gain limiting-transimpedance amplifier, used in optical receivers with data rates up to 12.5 Gbps. It features low input referred noise, 10 GHz bandwidth, 4.5 k Ω small signal transimpedance, and a received signal strength indicator (RSSI).

The ONET8531T is available in die form, includes an on-chip VCC bypass capacitor and is optimized for packaging in a TO can.

The ONET8531T requires a single $+3.3V \pm 10\%$ supply and its power efficient design typically dissipates less than 105 mW. The device is characterized for operation from -40°C to 100°C case (IC back side) temperature.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ONET8531T

SLLS891B-FEBRUARY 2008-REVISED AUGUST 2011





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

BLOCK DIAGRAM

Figure 1 shows an ONET8531T block diagram. The ONET8531T consists of the signal path, supply filters, a control block for DC input bias, automatic gain control (AGC), and a received signal strength indicator (RSSI). The RSSI provides the bias for the TIA stage and the control for the AGC.

The signal path consists of a transimpedance amplifier stage, a voltage amplifier, and a CML output buffer. The on-chip filter circuit provides a filtered V_{CC} for the PIN photodiode and for the transimpedance amplifier.

The DC input bias circuit and automatic gain control use internal low pass filters to cancel the DC current on the input and to adjust the transimpedance amplifier gain. Additionally, the chip provides circuitry to monitor the received signal strength.





Figure 1. ONET8531T Block Diagram




www.ti.com

BOND PAD ASSIGNMENT

The ONET8531T is available in die form. The locations of the bond pads are shown in Figure 2.





PIN FUNCTIONS

PIN		TYPE	DESCRIPTION				
NAME	NO.	TIPE	DESCRIPTION				
FILTER	5, 7	Analog	Bias voltage for photodiode cathode. These pads are internally connected to an 220 Ω resistor to V_{CC} and a filter capacitor to ground (GND).				
GND	4, 8, 13–19	Supply	Circuit ground. All GND pads are connected on die. Bonding all pads is optional; however for optimum performance a good ground connection is mandatory.				
IN	6	Analog input	Data input to TIA (photodiode anode).				
OUT+	1	Analog output	Non-inverted CML data output. On-chip 50 Ω back-terminated to $V_{CC}.$				
OUT-	12	Analog output	Inverted CML data output. On-chip 50 Ω back-terminated to V _{CC} .				
RSSI_EB	10	Analog output	Optional use when operated with external PD bias (for example, APD). Analog output current proportional to the input data amplitude. Indicates the strength of the received signal (RSSI). Connected to an external resistor to ground (GND). For proper operation, ensure that the voltage at the RSSI pad does not exceed V_{CC} -0.65 V. If the RSSI feature is not used, this pad should be left open.				
RSSI_IB	9	Analog output	Analog output current proportional to the input data amplitude. Indicates the strength of the received signal (RSSI) if the photo diode is biased from the TIA. Connected to an external resistor to ground (GND). For proper operation, ensure that the voltage at the RSSI pad does not exceed V_{CC} -0.65 V. If the RSSI feature is not used, this pad should be left open.				
VCC_IN	3	Supply	2.97 V to 3.63 V supply voltage for input TIA stage.				
VCC_OUT	2	Supply	2.97 V to 3.63 V supply voltage for the voltage and CML amplifiers.				

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		VALUE	UNIT	
V _{CC_IN} , V _{CC_OUT}	Supply voltage ⁽²⁾	-0.3 to 4.0	V	
V _{FILTER1} , V _{FILTER2} , V _{OUT+} , V _{OUT-} , V _{RSSI_IB} , V _{RSSI_EB}	Voltage at FILTER1, FILTER2, OUT+, OUT–, RSSI_IB, RSSI_EB ⁽²⁾	-0.3 to 4.0	V	
I _{IN}	Current into IN	-0.7 to 3.5	mA	
I _{FILTER}	Current into FILTER1, FILTER2	–8 to 8	mA	
I _{OUT+} , I _{OUT-}	Continuous current at outputs	–8 to 8	mA	
	ESD rating at all pins except input IN, RSSI_IB and RSSI_EB	2		
ESD	ESD rating at RSSI_IB and RSSI_EB		kV (HBM) ⁽³⁾	
	ESD rating at input IN	0.5	(TIBNI)	
T _{J,max}	Maximum junction temperature	125	°C	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) Human Body Model

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage	2.97	3.3	3.63	V
T _A	Operating backside die temperature	-40		100 ⁽¹⁾	°C
L _{FILTER} , L _{IN}	Wire-bond inductor at pins FILTER1, FILTER2, and IN		0.3	0.5	nH
C _{PD}	Photodiode Capacitance		0.2		pF

(1) 105°C maximum junction temperature

DC ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted). Typical values are at V_{CC} = 3.3 V and T_A = 25°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage		2.97	3.3	3.63	V
	Current automat	Input current I _{IN} < 1500 μA _{P-P}	21	28	41 ⁽¹⁾	mA
IVCC	Supply current	Input current I _{IN} < 2500 μA _{P-P}			44 ⁽¹⁾	
V _{IN}	Input bias voltage		0.75	0.85	0.98	V
R _{OUT}	Output resistance	Single-ended to V _{CC}	40	50	60	Ω
R _{FILTER}	Photodiode filter resistance			220		Ω

(1) Includes RSSI current

STRUMENTS

EXAS

SLLS891B-FEBRUARY 2008-REVISED AUGUST 2011

AC ELECTRICAL CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Z ₂₁	Small signal transimpedance	Differential output; Input current $I_{IN} = 20 \ \mu A_{p-p}$	2500	4500	6500	Ω
f _{HSS,3dB}	Small signal bandwidth	$I_{IN} = 16 \ \mu A_{p-p}^{(1)}$	7	10		GHz
f _{L,3dB}	Low frequency –3 dB bandwidth	16 μA < Ι _{IN} < 2000 μA _{p-p}		30	100	kHz
I _{N,IN}	Input referred RMS noise	10 GHz bandwidth ⁽²⁾		0.9	1.6	μA
S _{US}	Unstressed sensitivity optical	10.3125 Gbps, PRBS31 pattern, 850 nm, BER 10 ⁻¹²		-14		dBm
DJ	Deterministic iitter	16 μA _{p-p} < I _{IN} < 500 μA _{p-p} (10.3125 Gbps, PRBS31 pattern)		6	11	50
DJ	Deterministic jitter	500 μA _{p-p} < I _{IN} < 2000 μA _{p-p} (10.3125 Gbps, PRBS31 pattern)		6	13	ps _{p-p}
DJ _{OL}	Overload deterministic jitter	2000 μA _{p-p} < I _{IN} < 2500 μA _{p-p} (K28.5 pattern)		6	15	ps _{p-p}
V _{OUT,D,MAX}	Maximum differential output voltage	Input current $I_{IN} = 200 \ \mu A_{p-p}$	240	280	350	mV _{p-p}
A _{RSSI_IB}	RSSI gain internal bias	Resistive load to GND ⁽³⁾	0.48	0.5	0.52	A/A
	RSSI internal bias output offset current (no light) ⁽⁴⁾		3.5	10	16	μA
A _{RSSI_EB}	RSSI gain external bias	Resistive load to GND ⁽³⁾	0.43		0.6	A/A
	RSSI external bias output offset current (no light)			25		μA
PSNR	Power supply noise rejection	F < 10 MHz ⁽⁵⁾ , supply filtering according to SFF8431		-15		dB

(1) The small signal bandwidth is specified over process corners, temperature, and supply voltage variation. The assumed photodiode capacitance is 0.2 pF and the bond-wire inductance is 0.3 nH. The small signal bandwidth strongly depends on environmental parasitics. Careful attention to layout parasitics and external components is necessary to achieve optimal performance.

(2) Input referred RMS noise = (RMS output noise) ÷ (gain at 100 MHz).

(3) The RSSI output is a current output, which requires a resistive load to ground (GND). The voltage gain can be adjusted for the intended application by choosing the external resistor; however, for proper operation, ensure that the voltage at RSSI does not exceed V_{CC}-0.65 V.

(4) Offset is added to improve accuracy below 5 μA. When measured without input current (no light) the offset can be subtracted as a constant offset from RSSI measurements.

(5) PSNR is the differential output amplitude divided by the voltage ripple on supply; no input current at IN.



www.ti.com

DETAILED DESCRIPTION

SIGNAL PATH

A transimpedance amplifier serves as the signal path first stage that converts the photodiode current into a voltage. If the input signal current exceeds a certain value, the transimpedance gain is reduced by means of a nonlinear AGC circuit to limit the signal amplitude.

The second stage is a limiting voltage amplifier that provides additional limiting gain and converts the single ended input voltage into a differential data signal. The output stage provides CML outputs with an on-chip 50 Ω back-termination to V_{CC} .

FILTER CIRCUITRY

The FILTER pins provide a filtered VCC for a PIN photodiode bias. The on-chip low pass filter for the photodiode is implemented using a filter resistor of 220 Ω and a capacitor. The corresponding corner frequency is below 5 MHz. The supply voltages for the transimpedance amplifier are filtered by means of on-chip capacitors, thus avoiding the need for an external supply filter capacitor. The input stage has a separate VCC supply (VCC_IN) that is not connected on the chip to the supply of the limiting and CML stages (VCC_OUT).

AGC AND RSSI


The voltage drop across the internal photodiode supply-filter resistor is monitored by the bias and RSSI control circuit block, in the situation where a PIN diode is biased using the FILTER pins.

If the DC input current exceeds a specified level then it is partially cancelled by means of a controlled current source. This keeps the transimpedance amplifier stage within sufficient operating limits for optimum performance. The automatic gain control circuitry adjusts the voltage gain of the AGC amplifier to ensure limiting behavior of the complete amplifier.

Finally, this circuit block senses the current through the filter resistor and generates a mirrored current that is proportional to the input signal strength. The mirrored current is available at the RSSI_IB output and can be sunk to ground (GND) using an external resistor. For proper operation, ensure that the voltage at the RSSI_IB pad does not exceed VCC-0.65 V.

If an APD or PIN photodiode is used with an external bias then the RSSI_EB pin should be used. However, for greater accuracy under external photo diode biasing conditions, it is recommended to derive the RSSI from the external bias circuitry.






Copyright © 2008–2011, Texas Instruments Incorporated

ONET8531T

SLLS891B-FEBRUARY 2008-REVISED AUGUST 2011



TYPICAL CHARACTERISTICS (continued)

Typical operating condition is at V_{CC} = +3.3V and T_A = +25°C (unless otherwise noted).

www.ti.com




ONET8531T

16.4 ps/div

16.4 ps/div

SLLS891B-FEBRUARY 2008-REVISED AUGUST 2011





www.ti.com

APPLICATION INFORMATION

Figure 15 shows the ONET8531T being used in a typical fiber optic receiver circuit using the internal photodiode bias. The ONET8531T converts the electrical current generated by the PIN photodiode into a differential output voltage. The FILTER inputs provide a DC bias voltage for the PIN that is low pass filtered by the combination of an internal 220 Ω resistor and a capacitor. Because the voltage drop across the 220 Ω resistor is sensed and used by the bias circuit, the photodiode must be connected to the FILTER pads for the bias to function correctly.

The RSSI output is used to mirror the photodiode output current and can be connected using a resistor to GND. The voltage gain can be adjusted for the intended application by choosing the external resistor; however, for proper operation of the ONET8531T, ensure that the voltage at RSSI never exceeds V_{CC} -0.65 V. The RSSI output should be left open if it is not used while operating with internal PD bias.

The OUT+ and OUT– pins are internally terminated by 50 Ω pull-up resisters to VCC. The outputs must be AC coupled, for example by using 0.1 μ F capacitors, to the succeeding device.




Figure 15. Basic Application Circuit for PIN Receivers



SLLS891B-FEBRUARY 2008-REVISED AUGUST 2011

Figure 16 shows the ONET8531T being used in a typical fiber optic receiver circuit using an external photodiode bias for an APD photodiode. This configuration can also be used for a PIN diode. The external bias RSSI signal is based on a DC offset value and is not as accurate as the internal bias RSSI signal, which is based upon the photodiode current.




Figure 16. Basic Application Circuit for APD Receivers

ASSEMBLY RECOMMENDATIONS

You need to concentrate on assembly parasitics and external components to achieve optimal performance.

Recommendations that optimize performance include:


- Minimize the total capacitance on the IN pad by using a low capacitance photodiode and compensating for stray capacitances. Place the photodiode close to the ONET8531T die in order to minimize the bond wire length and associated parasitic inductance.
- 2. Use identical termination and symmetrical transmission lines at the AC coupled differential output pins OUT+ and OUT-.
- 3. Use short bond wire connections for the supply terminals VCC_IN, VCC_OUT and GND. Supply voltage filtering is provided on chip but filtering may be improved by using an additional external capacitor.



Texas

www.ti.com

CHIP DIMENSIONS AND PAD LOCATIONS



Die Thickness: 203 \pm 13 μm

Pad Dimensions: 105 × 65 μ m

Die Size: 940 \pm 40 μm \times 1195 \pm 40 μm

Table 1. Bond Pad Locations and Des	criptions
-------------------------------------	-----------

PAD		DINATES ypical die size)	SYMBOL	TYPE	DESCRIPTION			
	x (µm)	y (µm)	_					
1	116	739	OUT+	Analog output	Non-inverted data output			
2	116	575	VCC_OUT	Supply	3.3V supply voltage			
3	116	289	VCC_IN	Supply	3.3V supply voltage			
4	243	136	GND	Supply	Circuit ground			
5	358	136	FILTER1	Analog	Bias voltage for photodiode			
6	473	136	IN	Analog input	Data input to TIA			
7	588	136	FILTER2	Analog	Bias voltage for photodiode			
8	703	136	GND	Supply	Circuit ground			
9	828	289	RSSI_IB	Analog output	RSSI output signal for internally biased receivers			
10	828	404	RSSI_EB	Analog output	RSSI output signal for externally biased receivers			
11	828	575	NC		Not connected			
12	828	739	OUT-	Analog output	Inverted data output			
13	828	910	GND	Supply	Circuit ground			
14	760	1063	GND	Supply	Circuit ground			
15	645	1063	GND	Supply	Circuit ground			
16	530	1063	GND	Supply	Circuit ground			
17	415	1063	GND	Supply	Circuit ground			
18	300	1063	GND	Supply	Circuit ground			
19	185	1063	GND	Supply	Circuit ground			



www.ti.com

TO46 LAYOUT EXAMPLE

An example for a layout (top view) in a 5-pin TO46 can is shown in Figure 17.




Figure 17. TO46 5 Pin Layout Using the ONET8531T With Dual Cathode PIN Diode

14

SLLS891B-FEBRUARY 2008-REVISED AUGUST 2011

REVISION HISTORY

Page Changed Features bullet From: Die Size 945 x 1200 µm To: Die Size: 940 × 1195 µm 1 Changed the CHIP DIMENSIONS AND PAD LOCATIONS image. Y = 1200 µm To: 1195 µm and X = 945 µm To: 940 µm 12 Changes from Revision A (January 2010) to Revision B Page Changed From: Die Size: 940 ± 20 μm × 1195 ± 20 μm To: Die Size: 940 ± 40 μm × 1195 ± 40 μm 12

Changes from Original (February 2008) to Revision A

www.ti.com



15-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
HPA00505Y	ACTIVE	DIESALE	Y	0	360	Green (RoHS & no Sb/Br)	Call TI	N / A for Pkg Type	-40 to 100		Samples
HPA00563YS	ACTIVE	DIESALE	Y	0	1	Green (RoHS & no Sb/Br)	Call TI	N / A for Pkg Type	-40 to 100		Samples
ONET8531TY	ACTIVE	DIESALE	Y	0	360	Green (RoHS & no Sb/Br)	Call TI	N / A for Pkg Type	-40 to 100		Samples
ONET8531TYS	ACTIVE	DIESALE	Y	0	1	Green (RoHS & no Sb/Br)	Call TI	N / A for Pkg Type	-40 to 100		Samples
ONET8531TYS9	ACTIVE	DIESALE	Y	0	1	Green (RoHS & no Sb/Br)	Call TI	N / A for Pkg Type	-40 to 100		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

15-Apr-2017

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated