

# NB3L553

## 2.5 V / 3.3 V / 5.0 V 1:4 Clock Fanout Buffer

### Description

The NB3L553 is a low skew 1-to-4 clock fanout buffer, designed for clock distribution in mind. The NB3L553 specifically guarantees low output-to-output skew. Optimal design, layout and processing minimize skew within a device and from device to device.

### Features

- Input/Output Clock Frequency up to 200 MHz
- Low Skew Outputs (35 ps), Typical
- RMS Phase Jitter (12 kHz – 20 MHz): 29 fs (Typical)
- Output goes to Three-State Mode via OE
- Operating Range:  $V_{DD} = 2.375\text{ V to }5.25\text{ V}$
- 5 V Tolerant Input Clock  $I_{CLK}$
- Ideal for Networking Clocks
- Packaged in 8-pin SOIC
- Industrial Temperature Range
- These are Pb-Free Devices




Figure 1. Block Diagram



ON Semiconductor®

[www.onsemi.com](http://www.onsemi.com)

### MARKING DIAGRAMS\*



SOIC-8  
D SUFFIX  
CASE 751

3L553 = Specific Device Code  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week  
▪ = Pb-Free Package




DFN8  
MN SUFFIX  
CASE 506AA

6P = Specific Device Code  
M = Date Code  
▪ = Pb-Free Package  
(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note AND8002/D.

### PINOUT DIAGRAM



### ORDERING INFORMATION

Device	Package	Shipping†
NB3L553DG	SOIC-8 (Pb-Free)	98 Units/Rail
NB3L553DR2G	SOIC-8 (Pb-Free)	2500/Tape & Reel
NB3L553MNR4G	DFN-8 (Pb-Free)	1000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# NB3L553

**Table 1. OE, OUTPUT ENABLE FUNCTION**

OE	Function
0	Disable
1	Enable

**Table 2. PIN DESCRIPTION**

Pin #	Name	Type	Description
1	V <sub>DD</sub>	Power	Positive supply voltage (2.375 V to 5.25 V)
2	Q0	(LV)CMOS/(LV)TTL Output	Clock Output 0
3	Q1	(LV)CMOS/(LV)TTL Output	Clock Output 1
4	GND	Power	Negative supply voltage; Connect to ground, 0 V
5	I <sub>CLK</sub>	(LV)CMOS Input	Clock Input. 5.0 V tolerant
6	Q2	(LV)CMOS/(LV)TTL Output	Clock Output 2
7	Q3	(LV)CMOS/(LV)TTL Output	Clock Output 3
8	OE	(LV)TTL Input	V <sub>DD</sub> for normal operation. Pin has no internal pullup or pull down resistor for open condition default. Use from 1 to 10 kOhms external resistor to force an open condition default state.
-	EP	Thermal Exposed Pad	(DFN8 only) Thermal exposed pad must be connected to a sufficient thermal conduit. Electrically connect to the most negative supply (GND) or leave unconnected, floating open.

# NB3L553

**Table 3. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>DD</sub>	Positive Power Supply	GND = 0 V	–	6.0	V
V <sub>I</sub>	Input Voltage	OE I <sub>CLK</sub>	GND = 0 V and V <sub>DD</sub> = 2.375 V to 5.25 V	GND – 0.5 ≤ V <sub>I</sub> ≤ V <sub>DD</sub> + 0.5 GND – 0.5 ≤ V <sub>I</sub> ≤ 5.75	V
T <sub>A</sub>	Operating Temperature Range, Industrial	–	–	≥ –40 to ≤ +85	°C
T <sub>stg</sub>	Storage Temperature Range	–	–	–65 to +150	°C
θ <sub>JA</sub>	Thermal Resistance (Junction–to–Ambient)	0 lfpm 500 lfpm	SOIC–8	190 130	°C/W °C/W
θ <sub>JC</sub>	Thermal Resistance (Junction–to–Case)	(Note 1)	SOIC–8	41 to 44	°C/W
θ <sub>JA</sub>	Thermal Resistance (Junction–to–Ambient)	0 lfpm 500 lfpm	DFN8 DFN8	129 84	°C/W °C/W
θ <sub>JC</sub>	Thermal Resistance (Junction–to–Case)	(Note 1)	DFN8	35 to 40	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. JEDEC standard multilayer board – 2S2P (2 signal, 2 power)

**Table 4. ATTRIBUTES**

Characteristic	Value
ESD Protection	Human Body Model Machine Model
	> 2 kV > 150 V
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 2)	Level 1
Flammability Rating	Oxygen Index: 28 to 34
	UL–94 code V–0 @ 0.125 in
Transistor Count	531 Devices
Meets or Exceeds JEDEC Standard EIA/JESD78 IC Latchup Test	

2. For additional Moisture Sensitivity information, refer to Application Note AND8003/D.

# NB3L553

**Table 5. DC CHARACTERISTICS** ( $V_{DD} = 2.375\text{ V to }2.625\text{ V}$ ,  $GND = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }+85^\circ\text{C}$ ) (Note 3)

Symbol	Characteristic	Min	Typ	Max	Unit
$I_{DD}$	Power Supply Current @ 135 MHz, No Load	–	25	30	mA
$V_{OH}$	Output HIGH Voltage – $I_{OH} = -16\text{ mA}$	1.7	–	–	V
$V_{OL}$	Output LOW Voltage – $I_{OL} = 16\text{ mA}$	–	–	0.4	V
$V_{IH}, I_{CLK}$	Input HIGH Voltage, $I_{CLK}$	$(V_{DD} \pm 2) + 0.5$	–	5.0	V
$V_{IL}, I_{CLK}$	Input LOW Voltage, $I_{CLK}$	–	–	$(V_{DD} \pm 2) - 0.5$	V
$V_{IH}, OE$	Input HIGH Voltage, OE	1.8	–	$V_{DD}$	V
$V_{IL}, OE$	Input LOW Voltage, OE	–	–	0.7	V
ZO	Nominal Output Impedance	–	20	–	$\Omega$
CIN	Input Capacitance, $I_{CLK}$ , OE	–	5.0	–	pF
IOS	Short Circuit Current	–	$\pm 28$	–	mA

**DC CHARACTERISTICS** ( $V_{DD} = 3.15\text{ V to }3.45\text{ V}$ ,  $GND = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }+85^\circ\text{C}$ ) (Note 3)

Symbol	Characteristic	Min	Typ	Max	Unit
$I_{DD}$	Power Supply Current @ 135 MHz, No Load	–	35	40	mA
$V_{OH}$	Output HIGH Voltage – $I_{OH} = -25\text{ mA}$	2.4	–	–	V
$V_{OL}$	Output LOW Voltage – $I_{OL} = 25\text{ mA}$	–	–	0.4	V
$V_{OH}$	Output HIGH Voltage – $I_{OH} = -12\text{ mA}$ (CMOS level)	$V_{DD} - 0.4$	–	–	V
$V_{IH}, I_{CLK}$	Input HIGH Voltage, $I_{CLK}$	$(V_{DD} \pm 2) + 0.7$	–	5.0	V
$V_{IL}, I_{CLK}$	Input LOW Voltage, $I_{CLK}$	–	–	$(V_{DD} \pm 2) - 0.7$	V
$V_{IH}, OE$	Input HIGH Voltage, OE	2.0	–	$V_{DD}$	V
$V_{IL}, OE$	Input LOW Voltage, OE	0	–	0.8	V
ZO	Nominal Output Impedance	–	20	–	$\Omega$
CIN	Input Capacitance, OE	–	5.0	–	pF
IOS	Short Circuit Current	–	$\pm 50$	–	mA

**DC CHARACTERISTICS** ( $V_{DD} = 4.75\text{ V to }5.25\text{ V}$ ,  $GND = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }+85^\circ\text{C}$ ) (Note 3)

Symbol	Characteristic	Min	Typ	Max	Unit
$I_{DD}$	Power Supply Current @ 135 MHz, – No Load	–	45	85	mA
$V_{OH}$	Output HIGH Voltage – $I_{OH} = -35\text{ mA}$	2.4	–	–	V
$V_{OL}$	Output LOW Voltage – $I_{OL} = 35\text{ mA}$	–	–	0.4	V
$V_{OH}$	Output HIGH Voltage – $I_{OH} = -12\text{ mA}$ (CMOS level)	$V_{DD} - 0.4$	–	–	V
$V_{IH}, I_{CLK}$	Input HIGH Voltage, $I_{CLK}$	$(V_{DD} \pm 2) + 1$	–	5.0	V
$V_{IL}, I_{CLK}$	Input LOW Voltage, $I_{CLK}$	–	–	$(V_{DD} \pm 2) - 1$	V
$V_{IH}, OE$	Input HIGH Voltage, OE	2.0	–	$V_{DD}$	V
$V_{IL}, OE$	Input LOW Voltage, OE	–	–	0.8	V
ZO	Nominal Output Impedance	–	20	–	$\Omega$
CIN	Input Capacitance, OE	–	5.0	–	pF
IOS	Short Circuit Current	–	$\pm 80$	–	mA

# NB3L553

**Table 6. AC CHARACTERISTICS;  $V_{DD} = 2.5\text{ V} \pm 5\%$**  ( $V_{DD} = 2.375\text{ V}$  to  $2.625\text{ V}$ ,  $GND = 0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ) (Note 3)

Symbol	Characteristic	Min	Typ	Max	Unit
$f_{in}$	Input Frequency	–	–	200	MHz
$t_r/t_f$	Output rise and fall times; 0.8 V to 2.0 V	–	1.0	1.5	ns
$t_{pd}$	Propagation Delay, CLK to $Q_n$ (Note 4)	2.2	3.0	5.0	ns
$t_{skew}$	Output-to-output skew; (Note 5)	–	35	50	ps
$t_{skew}$	Device-to-device skew, (Note 5)	–	–	500	ps

**AC CHARACTERISTICS;  $V_{DD} = 3.3\text{ V} \pm 5\%$**  ( $V_{DD} = 3.15\text{ V}$  to  $3.45\text{ V}$ ,  $GND = 0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ) (Note 3)

Symbol	Characteristic	Conditions	Min	Typ	Max	Unit
$f_{in}$	Input Frequency		–	–	200	MHz
$t_{jitter}(\phi)$	RMS Phase Jitter (Integrated 12 kHz – 20 MHz) (See Figures 2 and 3)	$f_{carrier} = 100\text{ MHz}$	–	18	–	fs
$t_r/t_f$	Output rise and fall times; 0.8 V to 2.0 V		–	0.6	1.0	ns
$t_{pd}$	Propagation Delay, CLK to $Q_n$ (Note 4)		2.0	2.4	4.0	ns
$t_{skew}$	Output-to-output skew; (Note 5)		–	35	50	ps
$t_{skew}$	Device-to-device skew, (Note 5)		–	–	500	ps

**AC CHARACTERISTICS;  $V_{DD} = 5.0\text{ V} \pm 5\%$**  ( $V_{DD} = 4.75\text{ V}$  to  $5.25\text{ V}$ ,  $GND = 0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ) (Note 3)

Symbol	Characteristic	Min	Min	Typ	Max	Unit
$f_{in}$	Input Frequency		–	–	200	MHz
$t_{jitter}(\phi)$	RMS Phase Jitter (Integrated 12 kHz – 20 MHz) (See Figures 2 and 3)	$f_{carrier} = 100\text{ MHz}$	–	29	–	fs
$t_r/t_f$	Output rise and fall times; 0.8 V to 2.0 V		–	0.3	0.7	ns
$t_{pd}$	Propagation Delay, CLK to $Q_n$ (Note 4)		1.7	2.5	4.0	ns
$t_{skew}$	Output-to-output skew; (Note 5)		–	35	50	ps
$t_{skew}$	Device-to-device skew, (Note 5)		–	–	500	ps

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Outputs loaded with external  $R_L = 33\ \Omega$  series resistor and  $C_L = 15\text{ pF}$  to GND. Duty cycle out = duty in. A  $0.01\ \mu\text{F}$  decoupling capacitor should be connected between  $V_{DD}$  and GND.
4. Measured with rail-to-rail input clock
5. Measured on rising edges at  $V_{DD} \div 2$  between any two outputs with equal loading.

# NB3L553




Figure 2. Phase Noise Plot at 100 MHz at an Operating Voltage of 3.3 V, Room Temperature

The above plot captured using Agilent E5052A shows Additive Phase Noise of the NB3L553 device measured with an input source generated by Agilent E8663B. The RMS phase jitter contributed by the device (integrated between 12 kHz to 20 MHz; as shown in the shaded area) is 18 fs (RMS Phase Jitter of the input source is 75.40 fs and Output (DUT+Source) is 93.16 fs).





Figure 3. Phase Noise Plot at 100 MHz at an Operating Voltage of 5 V, Room Temperature

The above plot captured using Agilent E5052A shows Additive Phase Noise of the NB3L553 device measured with an input source generated by Agilent E8663B. The RMS phase jitter contributed by the device (integrated between 12 kHz to 20 MHz; as shown in the shaded area) is 29 fs (RMS Phase Jitter of the input source is 75.40 fs and Output (DUT+Source) is 103.85 fs).

# NB3L553

## PACKAGE DIMENSIONS

SOIC-8 NB  
CASE 751-07  
ISSUE AK




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0°	8°	0°	8°
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

### SOLDERING FOOTPRINT\*






SCALE 6:1  $\left(\frac{\text{mm}}{\text{inches}}\right)$

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# NB3L553

## PACKAGE DIMENSIONS

DFN8 2x2, 0.5P  
CASE 506AA  
ISSUE F




**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 MM FROM TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

MILLIMETERS		
DIM	MIN	MAX
A	0.80	1.00
A1	0.00	0.05
A3	0.20 REF	
b	0.20	0.30
D	2.00 BSC	
D2	1.10	1.30
E	2.00 BSC	
E2	0.70	0.90
e	0.50 BSC	
K	0.30 REF	
L	0.25	0.35
L1	—	0.10

**RECOMMENDED  
SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marketing.pdf](http://www.onsemi.com/site/pdf/Patent-Marketing.pdf). ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

**PUBLICATION ORDERING INFORMATION**

**LITERATURE FULFILLMENT:**  
Literature Distribution Center for ON Semiconductor  
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5817-1050

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)  
**Order Literature:** <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative