



Quad, Rail-to-Rail, Fault-Protected, SPDT Analog Switch

General Description


The MAX4533 quad, single-pole/double-throw (SPDT), fault-protected analog switch is pin-compatible with the industry-standard MAX333 and MAX333A. The MAX4533 features fault-protected inputs and Rail-to-Rail® signal handling. The normally open (NO₋) and normally closed (NC₋) terminals are protected from overvoltage faults up to ±25V with power on and up to ±40V with power off. During a fault condition, NO₋ and NC₋ become high impedance with only nanoamperes of leakage current flowing to the source. In addition, the output (COM₋) clamps to the appropriate polarity supply rail and provides up to ±10mA of load current. This ensures unambiguous rail-to-rail outputs when a fault occurs.

The MAX4533 operates from dual ±4.5V to ±18V power supplies or a single +9V to +36V supply. All digital inputs have +0.8V and +2.4V logic thresholds, ensuring both TTL and CMOS logic compatibility when using ±15V supplies or a +12V supply. On-resistance is 175Ω max and is matched between switches to 10Ω max. The off-leakage current is only 0.5nA at T_A = +25°C and 10nA at T_A = +85°C.

Applications

Redundant/Backup Systems Portable Instruments
 Test Equipment Data-Acquisition Systems
 Communications Systems Avionics Systems
 Industrial and Process Control

Typical Operating Circuit



Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.
 † Patent Pending

Features


- ◆ Rail-to-Rail Signal Handling
- ◆ ±40V Fault Protection with Power Off
 ±25V Fault Protection with ±15V Supplies
- ◆ All Switches Off with Power Off
- ◆ No Power-Supply Sequencing Required During Power-Up or Power-Down
- ◆ Output Clamped to Appropriate Supply Voltage During Fault Condition—No Transition Glitch
- ◆ 1kΩ (typ) Output Clamp Resistance During Overvoltage
- ◆ 175Ω (max) Signal Paths with ±15V Supplies
- ◆ 20ns (typ) Fault Response Time
- ◆ ±4.5V to ±18V Dual Supplies
 +9V to +36V Single Supply
- ◆ Pin-Compatible with Industry-Standard MAX333/MAX333A
- ◆ TTL/CMOS-Compatible Logic Inputs with ±15V or Single +9V to +15V Supplies

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX4533CAP	0°C to +70°C	20 SSOP
MAX4533CSP	0°C to +70°C	20 Wide SO

Ordering Information continued at end of data sheet.

Pin Configuration/ Functional Diagram



Quad, Rail-to-Rail, Fault-Protected, SPDT Analog Switch

ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to GND

V+-0.3V to +44.0V

V--44.0V to +0.3V

V+ to V-.....-0.3V to +44.0V

COM_, IN_ (Note 1) (V- - 0.3V) to (V+ + 0.3V)

NC_, NO_ (Note 2).....(V+ - 40V) to (V- + 40V)

NC_, NO_ to COM_.....-40V to +40V

NC_, NO_ Overvoltage with Switch Power On
(supplies at $\pm 15V$)-30V to +30V

NC_, NO_ Overvoltage with Switch Power Off-40V to +40V

Continuous Current into Any Terminal..... $\pm 30mA$

Peak Current into Any Terminal
(pulsed at 1ms, 10% duty cycle)..... $\pm 50mA$

Continuous Power Dissipation ($T_A = +70^\circ C$)

SSOP (derate 10.53mW/ $^\circ C$ above $+70^\circ C$)842mW

Wide SO (derate 10.00mW/ $^\circ C$ above $+70^\circ C$) 800mW

Plastic DIP (derate 11.11mW/ $^\circ C$ above $+70^\circ C$)889mW

CERDIP (derate 11.11mW/ $^\circ C$ above $+70^\circ C$)889mW

Operating Temperature Ranges

MAX4533C_ $0^\circ C$ to $+70^\circ C$

MAX4533E_ $-40^\circ C$ to $+85^\circ C$

MAX4533M_ $-55^\circ C$ to $+125^\circ C$

Storage Temperature Range $-65^\circ C$ to $+150^\circ C$

Lead Temperature (soldering, 10sec) $+300^\circ C$

Note 1: COM_ and IN_ pins are not fault protected. Signals on COM_ or IN_ exceeding V+ or V- are clamped by internal diodes. Limit forward diode current to maximum current rating.

Note 2: NC_ and NO_ pins are fault protected. Signals on NC_ or NO_ exceeding -25V to +25V may damage the device. These limits apply with power applied to V+ or V-. The limit is $\pm 40V$ with V+ = V- = 0.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Dual Supplies

(V+ = +15V, V- = -15V, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	T_A	MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Fault-Free Analog Signal Range (Note 2)	$V_{NO_}, V_{NC_}$	V+ = +15V, V- = -15V, $V_{NO_}$ or $V_{NC_} = \pm 15V$	C, E, M	V-		V+	V
COM_ to NO_ or COM_ to NC_ On-Resistance	R _{ON}	$V_{NO_}$ or $V_{NC_} = \pm 10V$, $I_{COM_} = 1mA$	+25°C		125	175	Ω
			C, E			200	
			M			250	
COM_ to NO_ or COM_ to NC_ On-Resistance Match Between Channels (Note 4)	ΔR_{ON}	$V_{NO_}$ or $V_{NC_} = \pm 10V$, $I_{COM_} = 1mA$	+25°C		1	6	Ω
			C, E			10	
			M			15	
On-Resistance Flatness		$V_{COM_} = +5V, 0, -5V$, $I_{COM_} = 1mA$	+25°C		4		Ω
NO_ or NC_ Off-Leakage Current (Note 5)	$I_{NO_ (OFF)},$ $I_{NC_ (OFF)}$	$V_{NO_}$ or $V_{NC_} = \pm 14V$, $V_{COM_} = \mp 14V$	+25°C	-0.5	0.02	0.5	nA
			C, E	-10		10	
			M	-200		200	
COM_ On-Leakage Current (Note 5)	$I_{COM_ (ON)}$	$V_{COM_} = \pm 14V$, $V_{NO_}$ or $V_{NC_} = \pm 14V$ or floating	+25°C	-0.5	0.01	0.5	nA
			C, E	-20		20	
			M	-400		400	
FAULT							
Fault-Protected Analog Signal Range (Note 2)	$V_{NO_}, V_{NC_}$	Applies with power on	+25°C	-25		+25	V
		Applies with power off	+25°C	-40		+40	
COM_ Output Leakage Current, Supplies On	$I_{COM_}$	$V_{NO_}$ or $V_{NC_} = \pm 25V$, no connection to "ON" channel	+25°C	-10		10	nA
			C, E	-200		200	
			M	-10		10	
NO_ or NC_ Off Input Leakage Current, Supplies On	$I_{NO_}, I_{NC_}$	$V_{NO_}$ or $V_{NC_} = \pm 25V$, $V_{COM_} = \mp 10V$	+25°C	-20		20	nA
			C, E	-200		200	
			M	-10		10	

Quad, Rail-to-Rail, Fault-Protected, SPDT Analog Switch

MAX4533

ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

(V+ = +15V, V- = -15V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
NO_ or NC_ Input Leakage Current, Supplies Off	INO_, INC_	VNO_ or VNC_ = ±40V, V+ = 0, V- = 0	+25°C	-20	0.1	20	nA
			C, E	-200		200	
			M	-10		10	μA
COM_ On-Clamp Output Current, Supplies On	ICOM_	VNO_ or VNC_ = +25V	+25°C	8	11	13	mA
		VNO_ or VNC_ = -25V	+25°C	-12	-10	-7	
COM_ On-Clamp Output Resistance, Supplies On	RCOM_	VNO_ or VNC_ = ±25V	+25°C		1.0	2.5	kΩ
			C, E, M			3	
±Fault Output Clamp Turn-On Delay Time (Note 6)		RL = 10kΩ, VNO_ or VNC_ = ±25V	+25°C		20		ns
±Fault Recovery Time (Note 6)		RL = 10kΩ, VNO_ or VNC_ = ±25V	+25°C		2.5		μs
LOGIC INPUT							
IN_ Input Logic Threshold High	VIN_H		C, E, M	2.4			V
IN_ Input Logic Threshold Low	VIN_L		C, E, M			0.8	V
IN_ Input Current Logic High or Low	IIN_H, IIN_L	VIN_ = +0.8V or +2.4V	+25°C	-1	0.03	1	μA
			C, E, M	-5		5	
SWITCH DYNAMIC CHARACTERISTICS							
Turn-On Time	tON	VCOM_ = ±10V, RL = 2kΩ; Figure 2	+25°C		100	250	ns
			C, E			400	
			M			600	
Turn-Off Time	tOFF	VNO_ = ±10V, RL = 2kΩ; Figure 2	+25°C		60	150	ns
			C, E			300	
			M			450	
Break-Before-Make Time Delay	tBBM	VCOM_ = ±10V, RL = 1kΩ; Figure 3	+25°C	10	50		ns
Charge Injection (Note 6)	Q	CL = 100pF, VCOM_ = 0; Figure 4	+25°C		1.5		pC
NO_ or NC_ Off-Capacitance	CN_(OFF)	f = 1MHz; Figure 5	+25°C		5		pF
COM_ On-Capacitance	CCOM_(ON)	f = 1MHz; Figure 5	+25°C		12		pF
Off-Isolation (Note 7)	VISO	RL = 50Ω, CL = 15pF, VN_ = 1VRMS, f = 1MHz; Figure 6	+25°C		-62		dB
Channel-to-Channel Crosstalk (Note 8)	VCT	RL = 50Ω, CL = 15pF, VN_ = 1VRMS, f = 1MHz; Figure 6	+25°C		-66		dB
POWER SUPPLY							
Power-Supply Range	V+, V-			±4.5		±18	V
V+ Supply Current	I+	All VIN_ = 0 or +5V, VNO_ = VNC_ = 0	+25°C			600	μA
			C, E, M			1000	
V- Supply Current	I-	All VIN_ = 0 or +5V, VNO_ = VNC_ = 0	+25°C			400	μA
			C, E, M			600	
GND Supply Current	IGND	All VIN_ = 0 or +5V, VNO_ = VNC_ = 0	+25°C			300	μA
			C, E, M			450	

Quad, Rail-to-Rail, Fault-Protected, SPDT Analog Switch

ELECTRICAL CHARACTERISTICS—Single Supply

(V+ = +12V, V- = 0, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Fault-Free Analog Signal Range (Note 2)	VNO_, VNC_	V+ = +12V, V- = 0, VNO_ or VNC_ = +12V or 0	C, E, M	0		V+	V
COM_ to NO_, COM_ to NC_ On-Resistance	RON	V+ = +12V, VNO_ or VNC_ = +10V, ICOM_ = 1mA	+25°C		260	390	Ω
			C, E			450	
			M			525	
COM_ -NO_ On-Resistance Match Between Channels (Note 4)	ΔRON	V+ = +12V, VNO_ or VNC_ = +10V, ICOM_ = 1mA	+25°C		4	10	Ω
			C, E			20	
			M			30	
NO_ or NC_ Off-Leakage Current (Notes 5, 9)	INO_(OFF), INC_(OFF)	V+ = +12V, VCOM_ = +10V, +1V, VNO_ or VNC_ = +1V, +10V	+25°C	-0.5	0.01	0.5	nA
			C, E	-10		10	
			M	-200		200	
COM_ On-Leakage Current (Notes 5, 9)	ICOM_(ON)	V+ = +12V, VCOM_ = +10V, VNO_ or VNC_ = +10V or floating	+25°C	-0.5	0.01	0.5	nA
			C, E	-20		20	
			M	-400		400	
FAULT							
Fault-Protected Analog Signal Range (Note 2)	VNO_, VNC_	Applies with power on	+25°C	-25		+25	V
			Applies with power off	+25°C	-40		
COM_ Output Leakage Current, Supply On (Note 9)	ICOM_	VNO_ or VNC_ = ±25V, V+ = +12V, no connection to "ON" channel	+25°C	-10		10	nA
			C, E	-200		200	
			M	-10		10	
NO_ or NC_ Off Input Leakage Current, Supply On (Note 9)	INO_, INC_	VNO_ or VNC_ = ±25V, VCOM_ = 0, V+ = +12V	+25°C	-20		20	nA
			C, E	-200		200	
			M	-10		10	
NO_ or NC_ Input Leakage Current, Supply Off (Note 9)	INO_, INC_	VNO_ or VNC_ = ±40V, V+ = 0, V- = 0	+25°C	-20	0.1	20	nA
			C, E	-200		200	
			M	-10		10	
COM_ On-Clamp Output Current, Supply On	ICOM_	VNO_ or VNC_ = ±25V, V+ = +12V	+25°C	2	3	5	mA
COM_ On-Clamp Output Resistance, Supply On	RCOM_	VNO_ or VNC_ = ±25V, V+ = +12V	+25°C		2.4	5	kΩ
LOGIC INPUT							
IN_ Input Logic Threshold High	VIN_H		C, E, M	2.4			V
IN_ Input Logic Threshold Low	VIN_L		C, E, M			0.8	V
IN_ Input Current Logic High or Low	IIN_H, IIN_L	VIN_ = +0.8V or +2.4V	+25°C	-1	0.03	1	μA
			C, E, M	-5		5	

Quad, Rail-to-Rail, Fault-Protected, SPDT Analog Switch

MAX4533

ELECTRICAL CHARACTERISTICS—Single Supply (continued)

(V+ = +12V, V- = 0, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
SWITCH DYNAMIC CHARACTERISTICS							
Turn-On Time	tON	VCOM_ = +10V, RL = 2kΩ; Figure 2	+25°C		200	500	ns
			C, E, M			1000	
Turn-Off Time	tOFF	VCOM_ = +10V, RL = 2kΩ; Figure 2	+25°C		100	300	ns
			C, E, M			900	
Break-Before-Make Time Delay	tBBM	VCOM_ = +10V, RL = 1kΩ; Figure 3	+25°C	5	100		ns
Charge Injection	Q	CL = 100pF, VCOM_ = 0; Figure 4	+25°C		2		pC
NO_ or NC_ Off-Capacitance	CN_(OFF)	f = 1MHz; Figure 5	+25°C		5		pF
COM_ On-Capacitance	CCOM_(ON)	f = 1MHz; Figure 5	+25°C		15		pF
Off-Isolation (Note 7)	VISO	RL = 50Ω, CL = 15pF, VNO_ = 1VRMS, f = 1MHz; Figure 6	+25°C		-62		dB
Channel-to-Channel Crosstalk (Note 8)	VCT	RL = 50Ω, CL = 15pF, VNO_ = 1VRMS, f = 1MHz; Figure 6	+25°C		-65		dB
POWER SUPPLY							
Power-Supply Range	V+		C, E, M	9		36	V
V+ Supply Current	I+	All VIN_ = 0 or +5V, VNO_ = VNC_ = 0	+25°C			350	μA
			C, E, M			550	
V- and GND Supply Current	IGND	All VIN_ = 0 or +12V, VNO_ = VNC_ = 0	+25°C			200	μA
			C, E, M			350	
		All VIN_ = 0 or +5V, VNO_ = VNC_ = 0	+25°C			350	μA
			C, E, M			550	

Note 3: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.

Note 4: $\Delta R_{ON} = R_{ON(MAX)} - R_{ON(MIN)}$.

Note 5: Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at TA = +25°C.

Note 6: Guaranteed by design.

Note 7: Off-isolation = $20\log_{10}(V_{COM_} / V_{NO_})$, VCOM_ = output, VNO_ = input to off switch.










Note 8: Between any two analog inputs.

Note 9: Leakage testing for single-supply operation is guaranteed by testing with dual supplies.

Quad, Rail-to-Rail, Fault-Protected, SPDT Analog Switch

Typical Operating Characteristics

($V_+ = +15V$, $V_- = -15V$, $T_A = +25^\circ C$, unless otherwise noted.)











Quad, Rail-to-Rail, Fault-Protected, SPDT Analog Switch

MAX4533

Typical Operating Characteristics (continued)



($V_+ = +15V$, $V_- = -15V$, $T_A = +25^\circ C$, unless otherwise noted.)



Quad, Rail-to-Rail, Fault-Protected, SPDT Analog Switch

Typical Operating Characteristics (continued)

($V_+ = +15V$, $V_- = -15V$, $T_A = +25^\circ C$, unless otherwise noted.)



Pin Description

PIN	NAME	FUNCTION
1, 10, 11, 20	IN1, IN2, IN3, IN4	Logic Control Digital Inputs
2, 9, 12, 19	NO1, NO2, NO3, NO4	Normally Open Inputs*
3, 8, 13, 18	COM1, COM2, COM3, COM4	Analog Switch Common Outputs*
4, 7, 14, 17	NC1, NC2, NC3, NC4	Normally Closed Inputs*
5	V-	Negative Analog Supply Voltage Input
6	GND	Digital Ground
15	N.C.	No Connection. Not internally connected.
16	V+	Positive Analog and Digital Supply-Voltage Input

*When the voltage on NO_ or NC_ does not exceed V_+ or V_- , NO_ (or NC_) and COM_ pins are bidirectional.

Detailed Description

The MAX4533 is a fault-protected analog switch with special operation and construction. Traditional fault-protected switches are constructed using three-series CMOS devices. This combination produces good fault protection but fairly high on-resistance when the signals are within about 3V of each supply rail. These series devices are not capable of handling signals up to the power-supply rails.

The MAX4533 differs considerably from traditional fault-protected switches, with three advantages. First, it is constructed with two parallel FETs, allowing very low on-resistance when the switch is on. Second, they allow signals on the NC_ or NO_ pins that are within or slightly

beyond the supply rails to be passed through the switch to the COM_ terminal, allowing rail-to-rail signal operation. Third, when a signal on NC_ or NO_ exceeds the supply rails by about 150mV (a fault condition), the voltage on COM_ is limited to the appropriate polarity supply voltage. Operation is identical for both fault polarities. The fault-protection extends to $\pm 25V$ with power on and $\pm 40V$ with power off.

The MAX4533 has a parallel N-channel and P-channel MOSFET switch configuration with input voltage sensors. The simplified internal structure is shown in Figure 1. The parallel N1 and P1 MOSFETs form the switch element. N3 and P3 are sensor elements to sample the input voltage and compare it against the power-supply rails.

Quad, Rail-to-Rail, Fault-Protected, SPDT Analog Switch




Figure 1. Simplified Internal Structure

During normal operation of a conducting channel, N1 and P1 remain on with a typical 125Ω on-resistance between NO₋ (or NC₋) and COM₋. If the input voltage exceeds either supply rail by about 150mV, the parallel combination switches (N1, P1) are forced off through the driver and sensing circuitries. At the same time, the output (COM₋) is clamped to the appropriate supply rail by the clamp circuitries (N2, P2). Two clamp circuits limit the output voltage to the supply voltages.

For simplicity, Figure 1 shows only one side of the SPDT switch configuration. The complete circuit is composed of two channels with their outputs connected.

Normal Operation

Two comparators continuously compare the voltage on the NO₋ (or NC₋) pin with V₊ and V₋ supply voltages. When the signal on NO₋ (or NC₋) is between V₊ and V₋, the switch behaves normally, with FETs N1 and P1 turning on and off in response to NO₋ (or NC₋) signals (Figure 1). For any voltage between the supply rails, the switch is bidirectional; therefore, COM₋ and NC₋ (or NO₋) are interchangeable. Only NO₋ and NC₋ can be exposed to overvoltages beyond the supply range and within the specified breakdown limits of the device.

Fault Condition

The MAX4533 protects devices connected to its output (COM₋) through its unique fault-protection circuitry. When the input voltage is raised above either supply rail, the internal sense and comparator circuitries (N3 and N-channel driver or P3 and P-channel driver) disconnect the output (COM₋) from the input (Figure 1).

If the switch driven above the supply rail has an on state, the clamp circuitries (N2 or P2) connect the output to the appropriate supply rail. Table 1 summarizes the MAX4533's operation under normal and fault conditions. Row 5 shows a negative fault condition when the supplies are on. It shows that with supplies of $\pm 15V$, if the input voltage is between -15V and -25V, the output (COM₋) clamps to the negative supply rail of -15V. With this technique, the SPDT switch is capable of withstanding a worse-case condition of opposite fault polarities at its inputs.

Transient Fault Condition

When a fast rising or falling transient on NO₋ (or NC₋) exceeds V₊ or V₋, the output (COM₋) follows the input (IN₋) to the supply rail by only a few nanoseconds. This delay is due to the switch on-resistance and circuit capacitance to ground. However, when the input transient returns to within the supply rails there is a longer recovery time. For positive faults, the recovery time is typically 2.5 μ s. For negative faults, the recovery time is typically 1.3 μ s. These values depend on the COM₋ output resistance and capacitance. The delays are not dependent on the fault amplitude. Higher COM₋ output resistance and capacitance increase the recovery times.

Fault Protection, Voltage, and Power Off

The maximum fault voltage on the NO₋ or NC₋ pins is $\pm 40V$ from ground when the power is off. With $\pm 15V$ supply voltages, the highest voltage on NO₋ (or NC₋) can be +25V, and the lowest voltage on NO₋ (or NC₋) can be -25V. Exceeding these limits can damage the chip.

IN₋ Logic-Level Thresholds

The logic-level thresholds are TTL/CMOS-compatible when V₊ is +15V. Raising V₊ increases the threshold slightly; when V₊ reaches +25V, the level threshold is 2.8V—higher than the TTL output high-level minimum of 2.4V, but still compatible with CMOS outputs (see the *Typical Operating Characteristics*).

Increasing V₋ has no effect on the logic-level thresholds, but it does increase the gate-drive voltage to the signal FETs, reducing their on-resistance.

Quad, Rail-to-Rail, Fault-Protected, SPDT Analog Switch

Table 1. Switch States in Normal and Fault Conditions

POWER SUPPLIES (V+, V-)	INPUT RANGE	NC_	NO_	OUTPUT
On	Between Rails	On	Off	NC_
On	Between Rails	Off	On	NO_
On	Between V+ and (+40V - V+)	On	Off	V+
On	Between V+ and (+40V - V+)	Off	On	V+
On	Between V- and (-40V - V-)	On	Off	V-
On	Between V- and (-40V - V-)	Off	On	V-
Off	Between Rails	Off	Off	Follows the load terminal voltage.

Failure Modes

The MAX4533 is not a lightning arrester or surge protector. Exceeding the fault-protection voltage limits on NO_ or NC_, even for very short periods, can cause the device to fail.

Applications Information

Ground

There is no connection between the analog signal paths and GND. The analog signal paths consist of an N-channel and P-channel MOSFET with their sources and drains paralleled and their gates driven out of phase to V+ and V- by the logic-level translators.

V+ and GND power the internal logic and logic-level translators and set the input logic thresholds. The logic-level translators convert the logic levels to switched V+ and V- signals to drive the gates of the switches. This

drive signal is the only connection between the power supplies and the analog signals. GND, IN_, and COM_ have ESD protection diodes to V+ and V-.

Supply Current Reduction

When the logic signals are driven rail-to-rail from 0 to +12V or -15V to +15V, the supply current reduces to approximately half of the supply current when the logic input levels are at 0 to 5V.

Power Supplies

The MAX4533 operates with bipolar supplies between ±4.5V and ±18V. The V+ and V- supplies need not be symmetrical, but their difference can not exceed the absolute maximum rating of +44V. The MAX4533 operates from a single supply between +9V and +36V when V- is connected to GND.

Test Circuits/Timing Diagrams




Figure 2. Switching-Time Test Circuit

Quad, Rail-to-Rail, Fault-Protected, SPDT Analog Switch

Test Circuits/Timing Diagrams (continued)

MAX4533




Figure 3. Break-Before-Make




Figure 4. Charge Injection




Figure 5. COM_, NO_, NC_ Capacitance

Quad, Rail-to-Rail, Fault-Protected, SPDT Analog Switch

Test Circuits/Timing Diagrams (continued)




Figure 6. Frequency Response, Off-Isolation, and Crosstalk

Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE
MAX4533CPP	0°C to +70°C	20 Plastic DIP
MAX4533EAP	-40°C to +85°C	20 SSOP
MAX4533ESP	-40°C to +85°C	20 Wide SO
MAX4533EPP	-40°C to +85°C	20 Plastic DIP
MAX4533MJP	-55°C to +125°C	20 CERDIP

Chip Information

TRANSISTOR COUNT: 448

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600