











LSF0102-Q1

SDLS969 - MAY 2018

LSF0102-Q1 Automotive 2-Channel Auto Bidirectional Multi-Voltage Level Translator

1 Features

- · AEC-Q100 Qualified for Automotive Applications
 - Temperature Grade 1: –40°C ≤ T_A ≤ 125°C
 - Device HBM ESD Classification Level 2
 - CDM ESD Classification Level C6
- Provides Bidirectional Voltage Translation With No Direction Pin
- Supports open drain and push-pull applications such as I²C, SPI, UART, MDIO, SDIO, and GPIO
- Supports Up to 100 MHz Up Translation and Greater Than 100 MHz Down Translation at ≤ 30pF Cap Load and Up To 40 MHz Up/Down Translation at 50 pF Cap Load
- Enables Bidirectional Voltage Level Translation Between
 - 0.95 V ↔ 1.8/2.5/3.3/5 V
 - 1.2 V \leftrightarrow 1.8/2.5/3.3/5 V
 - 1.8 V ↔ 2.5/3.3/5 V
 - 2.5 V ↔ 3.3/5 V
 - 3.3 V ↔ 5 V
- Low Standby Current
- 5 V Tolerant I/O Ports to Support TTL Voltage Levels
- Low ron Provides Less Signal Distortion
- High-Impedance I/O pins when EN = Low
- Flow-Through Pinout for Ease of PCB Trace Routing
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

2 Applications

- Infotainment Head Unit
- Graphical Cluster
- ADAS Fusion
- ADAS Front Camera
- HEV Battery Management System

3 Description

The LSF0102-Q1 device is an auto bidirectional voltage translator that translates among a wide range of supplies without the need for a directional pin. The LSF0102-Q1 supports up to 100 MHz up translation and greater than 100 MHz down translation with capacitive loads \leq 30 pF. Additionally, the LSF0102-Q1 supports up to 40 MHz up and down translation at 50 pF capacitance load, which enables the LSF0102-Q1 device to support a wide variety of standard interfaces commonly found in automotive applications such as I²C, SPI, GPIO, SDIO, UART, and MDIO.

The LSF0102-Q1 device has 5-V tolerant data inputs. This makes the device compatible with TTL voltage levels. Furthermore, the LSF0102-Q1 supports mixed-mode voltage translation, allowing the device to up translate and down translate to different supply levels on each channel.

Device Information⁽¹⁾

PART NUMBER	PACKAGE(PINS)	BODY SIZE (NOM)
LSF0102QDCURQ1	VSSOP (8)	2.30 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.






Table of Contents

1	Features 1	8	Detailed Description
2	Applications 1		8.1 Overview
3	Description 1		8.2 Functional Block Diagrams
4	Revision History2		8.3 Feature Description
5	Pin Configuration and Functions3		8.4 Device Functional Modes 10
6	Specifications4	9	Application and Implementation 10
•	6.1 Absolute Maximum Ratings		9.1 Application Information 10
	6.2 ESD Ratings		9.2 Typical Application 10
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations 13
	6.4 Thermal Information	11	Layout 13
	6.5 Electrical Characteristics5		11.1 Layout Guidelines 1
	6.6 Switching Characteristics (Translating Down): V _{GATE}		11.2 Layout Example1
	= 3.3 V 6	12	Device and Documentation Support 14
	6.7 Switching Characteristics (Translating Down): V _{GATE}		12.1 Documentation Support14
	= 2.5 V		12.2 Related Links 14
	6.8 Switching Characteristics Translating Up): V _{GATE} = 3.3 V		12.3 Community Resources
	6.9 Switching Characteristics (Translating Up): V _{GATE} =		12.4 Trademarks 14
	2.5 V		12.5 Electrostatic Discharge Caution 14
	6.10 Typical Characteristics		12.6 Glossary
7	Parameter Measurement Information 8	13	Mechanical, Packaging, and Orderable Information14

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


DATE	REVISION	NOTES
May 2018	*	Initial release.

2

INSTRUMENTS

5 Pin Configuration and Functions

LSF0102-Q1 DCU Package 8-Pin VSSOP Top View



Pin Functions

	PIN VO		DESCRIPTION						
NAME	DCU	I/O	DESCRIPTION						
A1	3	I/O	Input/Output A port for Channel 1						
A2	4	I/O	Input/Output A port for Channel 2						
B1	6	I/O	Input/Output B port for Channel 1						
B2	5	I/O	Input/Output B port for Channel 2						
EN	8	I	I/O enable input; see Figure 7 for typical setup. Should be tied directly to Vref_B to be enabled or pulled LOW to disable all I/O pins.						
GND	1	_	Ground						
Vref_A	2	_	A side reference supply voltage; see <i>Application and Implementation</i> for setup and supply voltage range.						
Vref_B	7	_	B side reference supply voltage. Must be connected to supply through 200 k Ω ; see <i>Application and Implementation</i> for setup and supply voltage range.						



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input voltage ⁽²⁾ , V _I		-0.5	7	V
Input/output voltage ⁽²⁾ , V _{I/O}		-0.5	7	V
Continuous channel current			128	mA
Input clamp current, I _{IK}	V _I < 0		-50	mA
Storage temperature range, T _{stg}		-65	150	°C
Operating junction temperature, T _J			150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
M	Clastrostatia diagharga	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{I/O}	Input/output voltage		5	V
V _{ref_A/B/EN}	Reference voltage		5	V
I _{PASS}	Pass transistor current		64	mA
T _A	Operating free-air temperature	-40	125	°C

6.4 Thermal Information

		LSF0102-Q1	
	THERMAL METRIC ⁽¹⁾	DCU (US8)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	229.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	106.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	141.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	35.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	141.4	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.

²⁾ The input and input/output negative-voltage ratings may be exceeded if the input and input/output clamp-current ratings are observed.



www.ti.com

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TE	MIN	TYP ⁽¹⁾	MAX	UNIT		
V _{IK}	Input clamp voltage	$I_{I} = -18 \text{ mA}, V_{EN} = 0$	$I_{I} = -18 \text{ mA}, \ V_{EN} = 0$				٧	
I _{IH}	I/O input high leakage	V _I = 5 V, V _{EN} = 0	$V_1 = 5 \text{ V}, V_{EN} = 0$					
I _{CCBA}	V _{ref_B} to V _{ref_A} leakage	$V_{ref_B} = V_{EN} = 5.5 \text{ V}, V_{ref_B}$	$V_{\text{ref_B}} = V_{\text{EN}} = 5.5 \text{ V}, V_{\text{ref_A}} = 4.5 \text{ V}, I_{\text{O}} = 0, V_{\text{I}} = V_{\text{CC}} \text{ or GND}$				μΑ	
C _{I(ref_A/B/EN)}	Input capacitance	$V_I = 3 V \text{ or } 0$	V _I = 3 V or 0				pF	
C _{io(off)}	I/O pin off-state capacitance	$V_{O} = 3 \text{ V or } 0, V_{EN} = 0$		4.0	6.0	pF		
C _{io(on)}	I/O Pin on-state capacitance	V _O = 3 V or 0, V _{EN} = 3 V		10.5	12.5	pF		
			$V_{ref_A} = 3.3 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		8.0			
		$V_1 = 0$, $I_0 = 64 \text{ mA}$	$V_{ref_A} = 1.8 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		9.0		Ω	
			$V_{ref_A} = 1.0 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		10			
		V 0 1 20 mA	V _{ref_A} = 1.8 V; V _{ref_B} = V _{EN} = 5 V		10		0	
r _{on} (2)	On-state resistance	$V_1 = 0$, $I_0 = 32 \text{ mA}$	$V_{ref_A} = 2.5 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		15		Ω	
	resistance	$V_I = 1.8 \text{ V}, I_O = 15 \text{ mA}$	$V_{ref_A} = 3.3 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		9.0		Ω	
		V _I = 1.0 V, I _O = 10 mA	$V_{ref_A} = 1.8 \text{ V}; V_{ref_B} = V_{EN} = 3.3 \text{ V}$		18		Ω	
		V _I = 0 V, I _O = 10 mA	$V_{ref_A} = 1.0 \text{ V}; V_{ref_B} = V_{EN} = 3.3 \text{ V}$		20		Ω	
		V _I = 0 V, I _O = 10 mA	$V_{ref_A} = 1.0 \text{ V}; V_{ref_B} = V_{EN} = 1.8 \text{ V}$		30		Ω	

 ⁽¹⁾ All typical values are at T_A = 25°C.
 (2) Measured by the voltage drop between the A and B pins at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) pins.



6.6 Switching Characteristics (Translating Down): V_{GATE} = 3.3 V

over recommended operating free-air temperature range, $V_{GATE} = 3.3 \text{ V}$, $V_{IH} = 3.3 \text{ V}$, $V_{IL} = 0$, and $V_{M} = 1.15 \text{ V}$ (unless otherwise noted) (see *Parameter Measurement Information* table)

PARAMETER		TEST CONDITIONS	C _L = 50 pF		C _L = 30 pF			C _L = 15 pF			UNIT		
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII		
t _{PLH}	Propagation delay time, low-to-high output	From (input) A or B to (output) B or A		1.1			0.7			0.3			
t _{PHL}	Propagation delay time, high-to-low output	From (input) A or B to (output) B or A		1.2			0.8			0.4		ns	

6.7 Switching Characteristics (Translating Down): V_{GATE} = 2.5 V

over recommended operating free-air temperature range, $V_{GATE} = 2.5 \text{ V}$, $V_{IH} = 2.5 \text{ V}$, $V_{IL} = 0$, and $V_{M} = 0.75 \text{ V}$ (unless otherwise noted) (see *Parameter Measurement Information* table)

PARAMETER		TEST CONDITIONS	C _L = 50 pF		C _L = 30 pF			C _L = 15 pF			UNIT	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high output	From (input) A or B to (output) B or A		1.2			0.8			0.35		20
t _{PHL}	Propagation delay time, high-to-low output	From (input) A or B to (output) B or A		1.3			1			0.5		ns

6.8 Switching Characteristics Translating Up): $V_{GATE} = 3.3 \text{ V}$

over recommended operating free-air temperature range, $V_{GATE} = 3.3 \text{ V}$, $V_{IH} = 2.3 \text{ V}$, $V_{IL} = 0$, $V_{T} = 3.3 \text{ V}$, $V_{M} = 1.15 \text{ V}$ and $R_{L} = 300$ (unless otherwise noted) (see *Parameter Measurement Information* table)

DADAMETED		TEST CONDITIONS	C _L = 50 pF			C _L = 30 pF			C _L = 15 pF			UNIT
	PARAMETER	AMETER TEST CONDITIONS		TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
t _{PLH}	Propagation delay time, low-to-high output	From (input) A or B to (output) B or A		1			0.8			0.4		
t _{PHL}	Propagation delay time, high-to-low output	From (input) A or B to (output) B or A		1			0.9			0.4		ns

6.9 Switching Characteristics (Translating Up): $V_{GATE} = 2.5 \text{ V}$


over recommended operating free-air temperature range, $V_{GATE} = 2.5 \text{ V}$, $V_{IH} = 1.5 \text{ V}$, $V_{IL} = 0$, $V_{T} = 2.5 \text{ V}$, $V_{M} = 0.75 \text{ V}$ and $R_{L} = 300$ (unless otherwise noted) (see *Parameter Measurement Information* table)

	PARAMETER	TEST CONDITIONS	C _L = 50 pF			C _L = 30 pF			C _L = 15 pF			UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
t _{PLH}	Propagation delay time, low-to-high output	From (input) A or B to (output) B or A		1.1			0.9			0.45		
t _{PHL}	Propagation delay time, high-to-low output	From (input) A or B to (output) B or A		1.3			1.1			0.6		ns

Product Folder Links: LSF0102-Q1



6.10 Typical Characteristics






7 Parameter Measurement Information

The outputs are measured one at a time, with one transition per measurement. All input pulses are supplied by generators that have the following characteristics:

- PRR ≤ 10 MHz
- $Z_O = 50 \Omega$
- t_r ≤ 2 ns
- t_f ≤ 2 ns



(1) C_L includes probe and jig capactictance.

Figure 2. Load Circuit

USAGE	SWITCH
Translating Up	S1
Translating Down	S2

Figure 3. Translating Up and Down Table




Figure 4. Translating Up




Figure 5. Translating Down



8 Detailed Description

8.1 Overview

The LSF0102-Q1 device can be used in level translation applications for interfacing devices or systems operating at different interface voltages. The LSF0102-Q1 device is ideal for use in applications where an open-drain driver is connected to the data I/Os. With appropriate pull-up resistors and layout, the LSF0102-Q1 device can achieve 100 MHz. The LSF0102-Q1 can also be used in applications where a push-pull driver is connected to the data I/Os.

8.2 Functional Block Diagrams




Figure 6. LSF0102-Q1 Functional Block Diagram

8.3 Feature Description

8.3.1 Auto Bidirectional Voltage Translation

The LSF0102-Q1 device is an auto bidirectional voltage level translator that operates from 0.95 to 4.5 V on Vref_A and 1.8 to 5.5 V on Vref_B. This allows bidirectional voltage translation between 0.95 V and 5.5 V without the need for a direction pin in open-drain or push-pull applications. The LSF0102-Q1 device supports level translation applications with transmission speeds greater than 100 Mbps for open-drain systems using a 250- Ω pullup resistor with a 30-pF capacitive load.

8.3.2 Output Enable

When EN is HIGH, the translator switch is on, and the An I/O is connected to the Bn I/O, respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high-impedance state exists between ports. To enable the I/O pins, the EN input should be tied directly to Vref_B. To ensure the high-impedance state during power-up or power-down, EN must be LOW. For additional details on how to use the enable pin, see the *Using the Enable Pin with the LSF Family* video.

Table 1. Enable Function Table

INPUT EN ⁽¹⁾ PIN	FUNCTION
Tied directly to Vref_B	An = Bn
L	Hi-Z

(1) EN is controlled by $V_{\text{ref_B}}$ logic levels and should be at least 1 V higher than $V_{\text{ref_A}}$ for best translator.

8.3.3 Mixed-Mode Voltage Translation

The supply voltage (Vpu#) for each channel can be individually set up with a pull-up resistor. For example, CH1 can be used in up-translation mode (1.2 V \leftrightarrow 3.3 V) and CH2 in down-translation mode (2.5 V \leftrightarrow 1.8 V). For additional details on how to use the LSF0102-Q1 for mixed-mode voltage translation, see the *Multi-Voltage Translation with the LSF Family* video.



8.4 Device Functional Modes

When the An or Bn port is LOW, the switch is in the ON-state and a low resistance connection exists between the An and Bn ports. The low R_{on} of the switch allows connections to be made with minimal propagation delay and signal distortion. Assuming the higher voltage is on the Bn port when the Bn port is HIGH, the voltage on the An port is limited to the voltage set by Vref_A. When the An port is HIGH, the Bn port is pulled to the drain pull-up supply voltage ($V_{pu\#}$) by the pull-up resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user without the need for direction control. For additional details on the functional operation of the LSF0102-Q1, see the *Down Translation with the LSF Family* and *Up Translation with the LSF Family* videos.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LSF0102-Q1 device is able to perform voltage translation for open-drain or push-pull interfaces such as I²C, SPI, UART, MDIO, SDIO, and GPIO.

9.2 Typical Application

9.2.1 Bidirectional Translation




Figure 7. Bidirectional Translation to Multiple Voltage Levels

9.2.1.1 Design Requirements

9.2.1.1.1 Enable, Disable, and Reference Voltage Guidelines

The LSF0102-Q1 device has an EN input that is used to disable the device by setting EN LOW, which places all I/Os in the high-impedance state. Since LSF family is switch-type voltage translator, the power consumption is very low. It is recommended to always enable LSF0102-Q1 device for bidirectional applications by connecting the EN pin to the Vref_B pin, as shown in Figure 7. For additional details on setting up the Vref_A, Vref_B, and EN pins, see the *Understanding the Bias Circuit for the LSF Family* video.



Typical Application (continued)

Table 2. Application Operating Condition

	PARAMETER	MIN	TYP	MAX	UNIT
Vref_A ⁽¹⁾	reference voltage (A)	0.95		4.5	V
Vref_B	reference voltage (B)	Vref_A + 0.8		5.5	V
$V_{I(EN)}$	input voltage on EN pin	Vref_A + 0.8	Vref_B	5.5	V
Vpu	pull-up supply voltage	0		Vref_B	V

⁽¹⁾ Vref_A is required to be the lowest voltage level across all inputs and outputs.

The 200 kΩ, pull-up resistor is required to allow Vref_B to regulate the EN input. A filter capacitor on Vref_B is recommended. Also Vref_B and $V_{I(EN)}$ are recommended to be 1.0 V higher than Vref_A for best signal integrity.

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Bidirectional Translation

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to Vref_B and both pins pulled to HIGH side Vpu through a pull-up resistor (typically 200 kΩ), as shown in Figure 7. This allows Vref_B to regulate the EN input. A filter capacitor on Vref_B is recommended. The master output driver can be push-pull or open-drain (pull-up resistors may be required) and the slave device output can be push-pull or open-drain (pull-up resistors are required to pull the Bn outputs to Vpu).

If either output is push-pull, data must be unidirectional or the outputs must be tri-state and be controlled by some direction-control mechanism to prevent HIGH-to-LOW contention in either direction. If both outputs are open-drain, no direction control is needed.

In Figure 7, the reference supply voltage (Vref_A) is connected to the processor core power supply voltage. When Vref B is connected through a 200 kΩ resistor to a 3.3 V Vpu power supply, and Vref A is set 1.2 V. The output of A1 has a maximum output voltage equal to Vref A, and the bidirectional interface on channel 2 has a maximum output voltage equal to Vpu.

9.2.1.2.2 Pull-up Resistor Sizing

To maintain an appropriate output low voltage, the pull-up resistor value should limit the current through the pass transistor when it is in the ON state to less than 15 mA. This ensures a pass voltage of 260 mV to 350 mV. To set the current through each pass transistor at 15 mA, the pull-up resistor value can be calculated using the following equation:

$$Rpu = (Vpu - 0.35 \text{ V}) / 0.015 \text{ A}$$
 (1)

The appropriate pull up resistor will depend on the current requirements of the application. Table 3 summarizes resistor values, reference voltages, and currents at 15 mA, 10 mA, and 3 mA. The resistor value shown in the +10% column (or a larger value) should be used to ensure that the pass voltage of the transistor is 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the LSF0102-Q1 device at 0.175 V, although the 15 mA applies only to current flowing through the LSF0102-Q1.

Table 3. Pull-up Resistor Values (1)(2)


V	15	mA	10	mA	3 mA		
V _{DPU}	NOMINAL (Ω)	$+10\%^{(3)}(\Omega)$	NOMINAL (Ω)	+10% ⁽³⁾ (Ω)	NOMINAL (Ω)	$+10\%^{(3)}(\Omega)$	
5 V	310	341	465	512	1550	1705	
3.3 V	197	217	295	325	983	1082	
2.5 V	143	158	215	237	717	788	
1.8 V	97	106	145	160	483	532	
1.5 V	77	85	115	127	383	422	
1.2 V	57	63	85	94	283	312	

Product Folder Links: LSF0102-Q1

- Calculated for $V_{OL} = 0.35 \text{ V}$
- Assumes output driver V_{OL} = 0.175 V at stated current
- +10% to compensate for V_{DD} range and resistor tolerance



9.2.1.3 Application Curve



Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated



10 Power Supply Recommendations

There are no power sequence requirements for the LSF family. For recommended operating voltages for all supply and input pins, see Table 5.

	PARAMETER	MIN	TYP MAX	UNIT
Vref_A ⁽¹⁾	reference voltage (A)	0.95	4.5	V
Vref_B	reference voltage (B)	Vref_A + 0.8	5.5	V
$V_{I(EN)}$	input voltage on EN pin	Vref_A + 0.8	5.5	V
Vpu	pull-up supply voltage	0	Vref_B	V

⁽¹⁾ Vref_A is required to be the lowest voltage level across all inputs and outputs.

11 Layout

11.1 Layout Guidelines

Because the LSF0102-Q1 device is a switch-type level translator, the signal integrity is dependent upon the pull-up resistor value and PCB board parasitics. Consider the following recommendations when designing with the LSF0102-Q1.

- Minimize the signal trace length to reduce capacitance
- Avoid using stubs in the signal path to reduce parasitics.
- Place the LSF0102-Q1 device near the high voltage side.
- Select the appropriate pull-up resistor that applies to translation levels and driving capability of transmitter.

11.2 Layout Example




Figure 9. Short Trace Layout




Figure 10. Device Placement

Copyright © 2018, Texas Instruments Incorporated



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TI Logic Minute: Introduction Voltage Level Translation with the LSF Family video
- Texas Instruments, Voltage-Level Translation With the LSF Family application report

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 5. Related Links

PARTS	PRODUCT FOLDER SAMPLE & BUY		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
LSF0102	Click here	Click here	Click here	Click here	Click here	

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

23-May-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LSF0102QDCURQ1	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	NG2SQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LSF0102-Q1:



PACKAGE OPTION ADDENDUM

23-May-2018

• Catalog: LSF0102

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-187 variation CA.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.