# 3-GHz 4-Output Differential Clock Buffer/Level Translator

## **1.0 General Description**

The LMK00304 is a 3-GHz 4-output differential fanout buffer intended for high-frequency, low-jitter clock/data distribution and level translation. The input clock can be selected from two universal inputs or one crystal input. The selected input clock is distributed to two banks of 2 differential outputs and one LVCMOS output. The differential output banks can be mutually configured as LVPECL, LVDS, or HCSL drivers, or disabled. The LVCMOS output has a synchronous enable input for runt-pulse-free operation when enabled or disabled. The LMK00304 operates from a 3.3 V core supply and 3 independent 3.3 V/2.5 V output supplies.

The LMK00304 provides high performance, versatility, and power efficiency, making it ideal for replacing fixed-output buffer devices while increasing timing margin in the system.

## 2.0 Target Applications

- Clock Distribution and Level Translation for high-speed ADCs, DACs, Serial Interfaces (Multi-Gigabit Ethernet, XAUI. Fibre Channel. PCIe. SATA/SAS. SONET/SDH. CPRI), and high-frequency backplanes
- Remote Radio Units (RRU) and Baseband Units (BBU)

4.0 Functional Block Diagram

Switches and Routers .



301773 SNAS577B

# 3.0 Features

- 3:1 Input Multiplexer
  - Two universal inputs operate up to 3.1 GHz and accept LVPECL, LVDS, CML, SSTL, HSTL, HCSL (ACcoupled), or single-ended clocks
  - One crystal input accepts a 10 to 40 MHz crystal or single-ended clock
- Two Banks with 2 Differential Outputs each

Servers, Workstations, and Computing

- LVPECL, LVDS, HCSL, or Hi-Z (selectable)
- \_\_\_ LVPECL Additive Jitter with LMK03806 clock source:
  - 20 fs RMS at 156.25 MHz (10 kHz 1 MHz)
- 51 fs RMS at 156.25 MHz (12 kHz 20 MHz)
- High PSRR: -65 / -76 dBc (LVPECL/LVDS) at 156.25 MHz
- LVCMOS output with synchronous enable input
- Pin-controlled configuration
- $V_{CC}$  Core Supply: 3.3 V ± 5%
- 3 Independent V\_{CCO} Output Supplies: 3.3 V/2.5 V  $\pm$  5% .
- Industrial temperature range: -40°C to +85°C
  - Package: 32-pin LLP (5.0 x 5.0 x 0.8 mm)



© 2012 Texas Instruments Incorporated



## 5.0 Connection Diagram



6.0 Pir	n Descriptions		
Pin #	Pin Name(s)	Туре	Description
DAP	DAP	GND	Die Attach Pad. Connect to the PCB ground plane for heat dissipation.
1, 8 17, 24	GND	GND	Ground
2, 5	V <sub>CCOA</sub>	PWR	Power supply for Bank A Output buffers. $V_{CCOA}$ operates from 3.3 V or 2.5 V. The $V_{CCOA}$ pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcco pin. ( <i>Note 1</i> )
3, 4	CLKoutA0, CLKoutA0*	0	Differential clock output A0. Output type set by CLKout_TYPE pins.
6, 7	CLKoutA1, CLKoutA1*	0	Differential clock output A1. Output type set by CLKout_TYPE pins.
9, 32	CLKout_TYPE0, CLKout_TYPE1	I	Bank A and Bank B output buffer type selection pins (Note 2)
10, 28	Vcc	PWR	Power supply for Core and Input Buffer blocks. The Vcc supply operates from 3.3 V. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcc pin.
11	OSCin	Ι	Input for crystal. Can also be driven by a XO, TCXO, or other external single-ended clock.
12	OSCout	0	Output for crystal. Leave OSCout floating if OSCin is driven by a single- ended clock.
13, 16	CLKin_SEL0, CLKin_SEL1	Ι	Clock input selection pins ( <i>Note 2</i> )
14, 15	CLKin0, CLKin0*	Ι	Universal clock input 0 (differential/single-ended)
18, 19	CLKoutB1*, CLKoutB1	0	Differential clock output B1. Output type set by CLKout_TYPE pins.
20, 23	V <sub>CCOB</sub>	PWR	Power supply for Bank B Output buffers. V <sub>CCOB</sub> operates from 3.3 V or 2.5 V. The V <sub>CCOB</sub> pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcco pin. ( <i>Note 1</i> )
21, 22	CLKoutB0*, CLKoutB0	0	Differential clock output B0. Output type set by CLKout_TYPE pins.
25	NC		Not connected internally. Pin may be floated, grounded, or otherwise tied to any potential within the Supply Voltage range stated in the <i>Section 8.0 Absolute Maximum Ratings</i> .
26, 27	CLKin1*, CLKin1	Ι	Universal clock input 1 (differential/single-ended)
29	REFout	0	LVCMOS reference output. Enable output by pulling REFout_EN pin high.
30	V <sub>ccoc</sub>	PWR	Power supply for REFout buffer. $V_{CCOC}$ operates from 3.3 V or 2.5 V. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcco pin. ( <i>Note 1</i> )
31	REFout_EN	Ι	REFout enable input. Enable signal is internally synchronized to selected clock input. ( <i>Note 2</i> )

Note 1: The output supply voltages or pins ( $V_{CCOA}$ ,  $V_{CCOB}$ , and  $V_{CCOC}$ ) will be called  $V_{CCO}$  in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.

Note 2: CMOS control input with internal pull-down resistor.

Note 3: Any unused output pins should be left floating with minimum copper length (*Note 5*), or properly terminated if connected to a transmission line, or disabled/ Hi-Z if possible. See Section 7.3 Clock Outputs for output configuration and Section 14.3 Termination and Use of Clock Drivers for output interface and termination techniques. LMK00304

## 7.0 Functional Description

The LMK00304 is a 4-output differential clock fanout buffer with low additive jitter that can operate up to 3.1 GHz. It features a 3:1 input multiplexer with an optional crystal oscillator input, two banks of 2 differential outputs with multi-mode buffers (LVPECL, LVDS, HCSL, or Hi-Z), one LVCMOS output, and 3 independent output buffer supplies. The input selection and output buffer modes are controlled via pin strapping. The device is offered in a 32-pin LLP package and leverages much of the high-speed, low-noise circuit design employed in the LMK04800 family of clock conditioners.

#### 7.1 $\rm V_{CC}$ and $\rm V_{CCO}$ Power Supplies

The LMK00304 has separate 3.3 V core supply (V<sub>CC</sub>) and 3 independent 3.3 V/2.5 V output power supplies (V<sub>CCOA</sub>, V<sub>CCOB</sub>, V<sub>CCOC</sub>). Output supply operation at 2.5 V enables lower power consumption and output-level compatibility with 2.5 V receiver devices. The output levels for LVPECL (V<sub>OH</sub>, V<sub>OL</sub>) and LVCMOS (V<sub>OH</sub>) are referenced to its respective Vcco supply, while the output levels for LVDS and HCSL are relatively constant over the specified Vcco range. Refer to *Section 14.4 Power Supply and Thermal Considerations* for additional supply related considerations, such as power dissipation, power supply bypassing, and power supply ripple rejection (PSRR).

Note 4: Care should be taken to ensure the Vcco voltages do not exceed the Vcc voltage to prevent turning-on the internal ESD protection circuitry.

#### 7.2 Clock Inputs

The input clock can be selected from CLKin0/CLKin0\*, CLKin1/CLKin1\*, or OSCin. Clock input selection is controlled using the CLKin\_SEL[1:0] inputs as shown in *Table 1*. Refer to *Section 14.1 Driving the Clock Inputs* for clock input requirements. When CLKin0 or CLKin1 is selected, the crystal circuit is powered down. When OSCin is selected, the crystal oscillator circuit will start-up and its clock will be distributed to all outputs. Refer to *Section 14.2 Crystal Interface* for more information. Alternatively, OSCin may be driven by a single-ended clock (up to 250 MHz) instead of a crystal.

CLKin_SEL1	CLKin_SEL0	Selected Input
0	0	CLKin0, CLKin0*
0	1	CLKin1, CLKin1*
1	Х	OSCin

**TABLE 1. Input Selection** 

*Table 2* shows the output logic state vs. input state when either CLKin0/CLKin0\* or CLKin1/CLKin1\* is selected. When OSCin is selected, the output state will be an inverted copy of the OSCin input state.

TABLE 2.	CLKin	Input	vs.	Output	States
	•=	pac		- acp ac	0.000

····	
State of	State of
Selected CLKin	Enabled Outputs
CLKinX and CLKinX*	
inputs floating	LOGIC IOW
CLKinX and CLKinX*	
inputs shorted together	LOGIC IOW
CLKin logic low	Logic low
CLKin logic high	Logic high

#### 7.3 Clock Outputs

The differential output buffer type for both Bank A and B outputs are configured using the CLKout\_TYPE[1:0] as shown in *Table 3*. For applications where all differential outputs are not needed, any unused output pin should be left floating with a minimum copper length ((*Note 5*)) to minimize capacitance and potential coupling and reduce power consumption. If all differential outputs are not used, it is recommended to disable (Hi-Z) the banks to reduce power. Refer to *Section 14.3 Termination and Use of Clock Drivers* for more information on output interface and termination techniques.

**Note 5:** For best soldering practices, the minimum trace length for any unused pin should extend to include the pin solder mask. This way during reflow, the solder has the same copper area as connected pins. This allows for good, uniform fillet solder joints helping to keep the IC level during reflow.

<b>TABLE 3. Differentia</b>	I Output Buffer	Type Selection
-----------------------------	-----------------	----------------

CLKout_ TYPE1	CLKout_ TYPE0	CLKoutX Buffer Type (Bank A and B)
0	0	LVPECL
0	1	LVDS
1	0	HCSL
1	1	Disabled (Hi-Z)

#### 7.3.1 Reference Output

The reference output (REFout) provides a LVCMOS copy of the selected input clock. The LVCMOS output high level is referenced to the Vcco voltage. REFout can be enabled or disabled using the enable input pin, REFout\_EN, as shown in *Table 4*.

TABLE 4. Reference Output Enable

REFout_EN	REFout State
0	Disabled (Hi-Z)
1	Enabled

The REFout\_EN input is internally synchronized with the selected input clock by the SYNC block. This synchronizing function prevents glitches and runt pulses from occurring on the REFout clock when enabled or disabled. REFout will be enabled within 3 cycles ( $t_{EN}$ ) of the input clock after REFout\_EN is toggled high. REFout will be disabled within 3 cycles ( $t_{DIS}$ ) of the input clock after REFout\_EN is toggled low. When REFout is disabled, the use of a resistive loading can be used to set the output to a predetermined level. For example, if REFout is configured with a 1 k $\Omega$  load to ground, then the output will be pulled to low when disabled.

## 8.0 Absolute Maximum Ratings (Note 6, Note 7)

If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

Parameter	Symbol	Ratings	Units
Supply Voltages	V <sub>CC</sub> , V <sub>CCO</sub>	-0.3 to 3.6	V
Input Voltage	V <sub>IN</sub>	-0.3 to (V <sub>CC</sub> + 0.3)	V
Storage Temperature Range	T <sub>STG</sub>	-65 to +150	°C
Lead Temperature (solder 4 s)	TL	+260	°C
Junction Temperature	TJ	+150	°C

## 9.0 Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Units
Ambient Temperature Range	T <sub>A</sub>	-40	25	85	°C
Junction Temperature	Т <sub>Ј</sub>			125	°C
Core Supply Voltage Range	V <sub>CC</sub>	3.15	3.3	3.45	V
Output Supply Voltage Range ( <i>Note 8</i> , <i>Note 9</i> )	V <sub>cco</sub>	3.3 – 5% 2.5 – 5%	3.3 2.5	3.3 + 5% 2.5 + 5%	V

Note 6: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see Section 11.0 Electrical Characteristics. The guaranteed specifications apply only to the test conditions listed.

Note 7: This device is a high-performance integrated circuit with an ESD rating up to 2 kV Human Body Model, up to 150 V Machine Model, and up to 750 V Charged Device Model and is ESD sensitive. Handling and assembly of this device should only be done at ESD-free workstations.

Note 8: The output supply voltages or pins (V<sub>CCOA</sub>, V<sub>CCOB</sub>, and V<sub>CCOC</sub>) will be called V<sub>CCO</sub> in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.

Note 9: Vcco for any output bank should be less than or equal to Vcc (Vcco  $\leq$  Vcc).

### **10.0 Package Thermal Resistance**

Package	θ <sub>JA</sub>	θ <sub>JC (DAP)</sub>	
32-Lead LLP ( <i>Note 10</i> )	38.1 °C/W	7.2 °C/W	

Note 10: Specification assumes 5 thermal vias connect the die attach pad (DAP) to the embedded copper plane on the 4-layer JEDEC board. These vias play a key role in improving the thermal performance of the LLP. It is recommended that the maximum number of vias be used in the board layout.

**11.0 Electrical Characteristics** Unless otherwise specified: Vcc =  $3.3 \text{ V} \pm 5\%$ , Vcco =  $3.3 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ ,  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , CLKin driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ . Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V,  $T_A = 25 \text{ °C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed. (*Note 8, Note 11*)

Current Consumption         I <sub>CC_CORE</sub> Core Supply Current, All Outputs       CLKinX selected       8.5       10.5         Disabled       OSCin selected       10       13.5         I <sub>CC_PECL</sub> Additive Core Supply Current, LVPECL Banks Enabled       OSCin selected       38       48         I <sub>CC_PECL</sub> Additive Core Supply Current, LVDS Banks Enabled       Additive Core Supply Current, LVDS Banks Enabled       52         I <sub>CC_HCSL</sub> Additive Core Supply Current, HCSL Banks Enabled       50       58.5         I <sub>CC_CCMOS</sub> Additive Core Supply Current, LVCMOS Output Enabled       Includes Output Bank Bias and Load       3.5       5.5	Symbol	Parameter	Conditions	Min	Тур	Max	Units
$I_{CC\_CORE}$ Core Supply Current, All Outputs DisabledCLKinX selected8.510.5 $I_{CC\_PECL}$ DisabledOSCin selected1013.5 $I_{CC\_PECL}$ Additive Core Supply Current, LVPECL Banks Enabled3848 $I_{CC\_LVDS}$ Additive Core Supply Current, LVDS Banks Enabled4352 $I_{CC\_HCSL}$ Additive Core Supply Current, HCSL Banks Enabled5058.5 $I_{CC\_CMOS}$ Additive Core Supply Current, LVCMOS Output Enabled505.5			Current Consumption				
ICC_COREDisabledOSCin selected1013.5ICC_PECLAdditive Core Supply Current, LVPECL Banks EnabledAdditive Core Supply Current, LVDS Banks Enabled3848ICC_LVDSAdditive Core Supply Current, LVDS Banks Enabled4352ICC_HCSLAdditive Core Supply Current, HCSL Banks Enabled5058.5ICC_CMOSAdditive Core Supply Current, LVCMOS Output Enabled5.55.5	1	Core Supply Current, All Outputs	CLKinX selected		8.5	10.5	mA
I <sub>CC_PECL</sub> Additive Core Supply Current, LVPECL Banks Enabled       38       48         I <sub>CC_LVDS</sub> Additive Core Supply Current, LVDS Banks Enabled       43       52         I <sub>CC_HCSL</sub> Additive Core Supply Current, HCSL Banks Enabled       50       58.5         I <sub>CC_CMOS</sub> Additive Core Supply Current, HCSL Banks Enabled       50       58.5         I <sub>CC_CMOS</sub> Additive Core Supply Current, LVCMOS Output Enabled       50       5.5	CC_CORE	Disabled	OSCin selected		10	13.5	mA
I <sub>CC_LVDS</sub> Additive Core Supply Current, LVDS Banks Enabled       43       52         I <sub>CC_HCSL</sub> Additive Core Supply Current, HCSL Banks Enabled       50       58.5         I <sub>CC_CMOS</sub> Additive Core Supply Current, LVCMOS Output Enabled       3.5       5.5	I <sub>CC_PECL</sub>	Additive Core Supply Current, LVPECL Banks Enabled			38	48	mA
I <sub>CC_HCSL</sub> Additive Core Supply Current, HCSL Banks Enabled     50     58.5       I <sub>CC_CMOS</sub> Additive Core Supply Current, LVCMOS Output Enabled     3.5     5.5	I <sub>CC_LVDS</sub>	Additive Core Supply Current, LVDS Banks Enabled			43	52	mA
I <sub>CC_CMOS</sub> Additive Core Supply Current, LVCMOS Output Enabled     3.5     5.5	I <sub>CC_HCSL</sub>	Additive Core Supply Current, HCSL Banks Enabled			50	58.5	mA
Includes Output Bank Bias and Load	I <sub>CC_CMOS</sub>	Additive Core Supply Current, LVCMOS Output Enabled			3.5	5.5	mA
I <sub>CCO_PECL</sub> Additive Output Supply Current, LVPECL Banks Enabled     Currents for both banks, R <sub>T</sub> = 50 Ω to Vcco - 2V on all outputs     135     163	I <sub>CCO_PECL</sub>	Additive Output Supply Current, LVPECL Banks Enabled	Includes Output Bank Bias and Load Currents for both banks, $R_T = 50 \Omega$ to Vcco - 2V on all outputs		135	163	mA

4
0
က
0
0
$\mathbf{X}$
Ξ
4

Symbol	Parameter	Con	ditions	Min	Тур	Мах	Units
I <sub>CCO_LVDS</sub>	Additive Output Supply Current, LVDS Banks Enabled				25	34.5	mA
I <sub>CCO_HCSL</sub>	Additive Output Supply Current, HCSL Banks Enabled	Includes Output Bank Bias and Load Currents for both banks, $R_T = 50 \Omega$ on all outputs			65	81.5	mA
I	Additive Output Supply Current,	200 MHz, 3.3	Vcco = 3.3 V ± 5%		9	10	mA
CCO_CMOS	LVCMOS Output Enabled	C <sub>L</sub> = 5 pF	Vcco = 2.5 V ± 5%		7	8	mA
	Po	wer Supply Ripple F	Rejection (PSRR)				
PSRR <sub>PECL</sub>	Ripple-Induced Phase Spur Level ( <i>Note 13</i> )		156.25 MHz 312.5 MHz		-65 -63		dBc
	Binnle-Induced	100 kHz 100 mVpp	156 25 MHz		-76		
PSRR <sub>LVDS</sub>	Phase Spur Level ( <i>Note 13</i> ) Differential LVDS Output	Ripple Injected on	312.5 MHz		-74		dBc
	Ripple-Induced		156.25 MHz		-72		
PSRR <sub>HCSL</sub>	Phase Spur Level ( <i>Note 13</i> ) Differential HCSL Output		312.5 MHz		-63	d	dBc
	CMOS Control I	nputs (CLKin_SELn	, CLKout_TYPEn, REF	out_EN)			
V <sub>IH</sub>	High-Level Input Voltage			1.6		Vcc	V
V <sub>IL</sub>	Low-Level Input Voltage			GND		0.4	V
I <sub>IH</sub>	High-Level Input Current	V <sub>IH</sub> = Vcc, Internal pull-down resistor				50	μA
I <sub>IL</sub>	Low-Level Input Current	V <sub>IL</sub> = 0 V, Internal pull-down resistor		-5	0.1		μA
	Clock I	nputs (CLKin0/CLKi	n0*, CLKin1/CLKin1*)				
f <sub>CLKin</sub>	Input Frequency Range ( <i>Note 20</i> )	Functional up to 3.1 GHz Output frequency range and timing specified per output type (refer to LVPECL, LVDS, HCSL_LVCMOS output specifications)		DC		3.1	GHz
VILLD	Differential Input High Voltage					Vcc	V
Vup	Differential Input Low Voltage			GND			V
V <sub>ID</sub>	Differential Input Voltage Swing	CLKin drive	n differentially	0.15		1.3	V
		V <sub>ID</sub> =	150 mV	0.5		Vcc - 1.2	
V <sub>CMD</sub>	Differential Input Common Mode Voltage	V <sub>ID</sub> = 350 mV V <sub>ID</sub> = 800 mV		0.5		Vcc - 1.1	V
				0.5		Vcc - 0.9	
V <sub>IH</sub>	Single-Ended Input High Voltage	CLKinX driven single-ended, CLKinX* AC coupled to GND		V <sub>CM</sub> + 0.15		Vcc	V
V <sub>IL</sub>	Single-Ended Input Low Voltage			GND		V <sub>CM</sub> -0.15	V
V <sub>CM</sub>	Single-Ended Input Common Mode Voltage			0.5		Vcc - 1.2	V
			f <sub>CLKin0</sub> = 100 MHz		-84		
190	Mux Isolation,	f <sub>OFFSET</sub> > 50 kHz,	f <sub>CLKin0</sub> = 200 MHz		-82		dPo
MUX	CLKin0 to CLKin1	$P_{CLKinX} = 0 \text{ dBm}$	f <sub>CLKin0</sub> = 500 MHz		-71		UDC
		$f_{CL Kin0} = 1000 \text{ MHz}$					1

Symbol	Parameter	Con	ditions	Min	Тур	Мах	Units
		Crystal Interface (O	SCin, OSCout)				
F <sub>CLK</sub>	External Clock Frequency Range ( <i>Note 20</i> )	OSCin drive OSCo	n single-ended, ut floating			250	MHz
F <sub>XTAL</sub>	Crystal Frequency Range	Fundamental mode crystal ESR $\leq 200 \Omega$ (10 to 30 MHz) ESR $\leq 125 \Omega$ (30 to 40 MHz) (Note 15)		10		40	MHz
C <sub>IN</sub>	OSCin Input Capacitance				1		pF
	LVPECL Outpu	ts (CLKoutAn/CLKo	utAn*, CLKoutBn/CLK	outBn*)			
f	Maximum Output Frequency	V <sub>OD</sub> ≥ 600 mV,	Vcco = 3.3 V ± 5%, R <sub>T</sub> = 160 Ω to GND	1.0	1.2		GH-7
<sup>I</sup> CLKout_FS	( <i>Note 20</i> , <i>Note 21</i> )	$R_L = 100 \Omega$ differential	Vcco = 2.5 V ± 5%, R <sub>T</sub> = 91 Ω to GND	0.75	1.0		GHZ
f	$\begin{array}{c c} & \mbox{Maximum Output Frequency} \\ \mbox{Reduced V}_{\mbox{OD}} \mbox{Swing} \\ (Note 20, Note 21) \end{array}  \begin{array}{c} \mbox{V}_{\mbox{OD}} \geq 400 \mbox{ mV} \\ \mbox{R}_{\mbox{L}} = 100  \Omega \\ \mbox{differential} \end{array}$	V <sub>OD</sub> ≥ 400 mV,	Vcco = $3.3 \text{ V} \pm 5\%$ , R <sub>T</sub> = 160 $\Omega$ to GND	1.5	3.1		
<sup>I</sup> CLKout_RS		$R_L = 100 \Omega$ differential	Vcco = 2.5 V ± 5%, R <sub>T</sub> = 91 Ω to GND	1.5	2.3		GHZ
	Additive RMS Jitter	Vcco = 3.3 V,	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		59		fs
Jitter <sub>ADD</sub>	Integration Bandwidth 1 MHz to 20 MHz ( <i>Note 16</i> )	$R_T = 160 \Omega$ to GND, $R_L = 100 \Omega$ differential	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		64		
			CLKin: 625 MHz, Slew rate ≥ 3 V/ns		30		
littor	Additive RMS Jitter with	Vcco = 3.3 V, R <sub>T</sub> = 160 Ω to GND,	CLKin: 156.25 MHz, J <sub>SOURCE</sub> = 190 fs RMS (10 kHz to 1 MHz)		20		
Jiller <sub>ADD</sub>	LWPECL clock source from LMK03806 ( <i>Note 16</i> , <i>Note 17</i> )	R <sub>L</sub> = 100 Ω differential	CLKin: 156.25 MHz, J <sub>SOURCE</sub> = 195 fs RMS (12 kHz to 20 MHz)		51		15
	Vcco = $3.3$ VNoise Floor $R_T = 160 \Omega$ to C $f_{OFFSET} \ge 10$ MHz $R_L = 100 \Omega$	Vcco = 3.3 V,	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		-162.5		dBc/Hz
Noise Floor		$R_T$ = 160 Ω to GND, $R_L$ = 100 Ω	CLKin: 156.25 MHz, Slew rate $\geq$ 2.7 V/ns		-158.1		
		differential	CLKin: 625 MHz, Slew rate ≥ 3 V/ns		-154.4		
DUTY	Duty Cycle (Note 20)	50% input c	lock duty cycle	45		55	%
V <sub>OH</sub>	Output High Voltage			Vcco - 1.2	Vcco - 0.9	Vcco - 0.7	V
V <sub>OL</sub>	Output Low Voltage	$T_A = 25$ °C, DC Measurement, $R_T = 50 $ Ω to Vcco - 2 V		Vcco - 2.0	Vcco - 1.75	Vcco - 1.5	V
V <sub>OD</sub>	Output Voltage Swing ( <i>Note 14</i> )			600	830	1000	mV
t <sub>R</sub>	Output Rise Time 20% to 80%	$R_{T}$ = 160 Ω to GND,			175		ps
t <sub>F</sub>	Output Fall Time 80% to 20%	R <sub>L</sub> = 100	$\Omega$ differential		175		ps

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units	
LVDS Outputs (CLKoutAn/CLKoutAn*, CLKoutBn/CLKoutBn*)								
f <sub>CLKout_FS</sub>	Maximum Output Frequency Full V <sub>OD</sub> Swing ( <i>Note 20, Note 21</i> )	V <sub>OD</sub> ≥ R <sub>L</sub> = 100	250 mV, Ω differential	1.0	1.6		GHz	
f <sub>CLKout_RS</sub>	Maximum Output Frequency Reduced V <sub>OD</sub> Swing ( <i>Note 20, Note 21</i> )	$V_{OD} \ge 200 \text{ mV},$ R <sub>L</sub> = 100 $\Omega$ differential		1.5	2.1		GHz	
	Additive RMS Jitter		CLKin: 100 MHz, Slew rate ≥ 3 V/ns	89				
Jitter <sub>ADD</sub>	Integration Bandwidth 1 MHz to 20 MHz	V cco = 3.3 V, $R_L = 100 \Omega$ differential	CLKin: 156.25 MHz, Slew rate $\geq$ 2.7 V/ns		77		fs	
	( <i>Note 16</i> )	unerentiar	CLKin: 625 MHz, Slew rate ≥ 3 V/ns		37			
		z $V$ $Cco = 3.3 V$ , $R_L = 100 \Omega$ differential $CLKin: 100 MHz, Sle rate \geq 3 V/nsCLKin: 156.25 MHzSlew rate \geq 2.7 V/nsCLKin: 625 MHz, Slerate \geq 3 V/ns$		-159.5				
Noise Floor	Noise Floor f <sub>OFFSET</sub> ≥ 10 MHz		CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		-157.0	dBc/l	dBc/Hz	
			CLKin: 625 MHz, Slew rate ≥ 3 V/ns		-152.7			
DUTY	Duty Cycle ( <i>Note 20</i> )	50% input c	lock duty cycle	45		55	%	
V <sub>OD</sub>	Output Voltage Swing (Note 14)			250	400	450	mV	
$\Delta V_{OD}$	Change in Magnitude of V <sub>OD</sub> for Complementary Output States	T <sub>A</sub> = DC Mea	= 25 °C, asurement,	-50		50	mV	
V <sub>OS</sub>	Output Offset Voltage	R <sub>L</sub> = 100	Ω differential	1.125	1.25	1.375	V	
$\Delta V_{OS}$	Change in Magnitude of V <sub>OS</sub> for Complementary Output States			-35		35	mV	
I <sub>SA</sub> I <sub>SB</sub>	Output Short Circuit Current Single Ended	T <sub>A</sub> = 25 °C, Single ended outputs shorted to GND		-24		24	mA	
I <sub>SAB</sub>	Output Short Circuit Current Differential	Complementary outputs tied together		-12		12	mA	
t <sub>R</sub>	Output Rise Time 20% to 80%	$R_L = 100 \Omega$ differential			175		ps	
t <sub>F</sub>	Output Fall Time 80% to 20%				175		ps	

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units
	HCSL Outputs	s (CLKoutAn/CLKou	tAn*, CLKoutBn/CLKo	utBn*)			
f <sub>CLKout</sub>	Output Frequency Range ( <i>Note 20</i> )	$R_L = 50 \Omega$ to	GND, C <sub>L</sub> ≤ 5 pF	DC		400	MHz
Jitter <sub>ADD</sub>	Additive RMS Jitter Integration Bandwidth	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		77		
	1 MHz to 20 MHz ( <i>Note 16</i> )		CLKin: 156.25 MHz, Slew rate $\geq$ 2.7 V/ns		86		ts
	Noise Floor	Vcco = 3.3 V,	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		-161.3	1.3	
Noise Floor	$f_{OFFSET} \ge 10 \text{ MHz}$ $R_T = 50 \Omega \text{ to G}$	$R_T = 50 \Omega$ to GND	CLKin: 156.25 MHz, Slew rate $\geq$ 2.7 V/ns		-156.3		dBc/Hz
DUTY	Duty Cycle (Note 20)	50% input c	ock duty cycle	45		55	%
V <sub>OH</sub>	Output High Voltage	T <sub>4</sub> = 25 °C, D	C Measurement,	520	810	920	mV
V <sub>OL</sub>	Output Low Voltage	R <sub>T</sub> = 50	Ω to GND	-150	0.5	150	mV
V <sub>CROSS</sub>	Absolute Crossing Voltage (Note 20, Note 22)	R <sub>L</sub> = 50	Ω to GND,	160	350	460	mV
$\Delta V_{CROSS}$	Total Variation of V <sub>CROSS</sub> ( <i>Note 20, Note 22</i> )	C <sub>L</sub> ≤ 5 pF				140	mV
t <sub>R</sub>	Output Rise Time 20% to 80% ( <i>Note 22</i> )	250 MHz, $R_L$ = 50 Ω to GND,			300		ps
t <sub>F</sub>	Output Fall Time 80% to 20% ( <i>Note 22</i> )	C <sup>1</sup>	≦ 5 pF		300		ps
		LVCMOS Outpu	t (REFout)				
f <sub>CLKout</sub>	Output Frequency Range ( <i>Note 20</i> )	C <sub>L</sub> ≤ 5 pF		DC		250	MHz
Jitter <sub>ADD</sub>	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz ( <i>Note 16</i> )	Vcco = 3.3 V, C <sub>L</sub> ≤ 5 pF	100 MHz, Input Slew rate ≥ 3 V/ns		95		fs
Noise Floor	Noise Floor f <sub>OFESET</sub> ≥ 10 MHz	Vcco = 3.3 V, C <sub>1</sub> ≤ 5 pF	100 MHz, Input Slew rate ≥ 3 V/ns		-159.3		dBc/Hz
DUTY	Duty Cycle (Note 20)	50% input c	ock duty cycle	45		55	%
V <sub>OH</sub>	Output High Voltage	1 m.	A load	Vcco - 0.1			v
V <sub>OL</sub>	Output Low Voltage					0.1	V
I	Output High Ourrent (Course)		Vcco = 3.3 V		28		m 4
ЮН	Output High Current (Source)	$V_{0} = V_{000} / 2$ $V_{000} = 2.5 V$	Vcco = 2.5 V		20		
I <sub>OL</sub>	Output Low Current (Sink)	V0 - V000 / 2	Vcco = 3.3 V Vcco = 2.5 V		28 20		mA
t <sub>R</sub>	Output Rise Time 20% to 80% ( <i>Note 22</i> )	250 MHz, R <sub>L</sub> = 50 Ω to GND, C <sub>L</sub> ≤ 5 pF			225		ps
t <sub>F</sub>	Output Fall Time 80% to 20% ( <i>Note 22</i> )				225		ps
t <sub>EN</sub>	Output Enable Time (Note 23)					3	cycles
t <sub>DIS</sub>	Output Disable Time (Note 23)	C <sub>L</sub> ≤ 5 pF				3	cycles

-MK00304

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units
		Propagation Delay ar	nd Output Skew				
t <sub>PD_PECL</sub>	Propagation Delay CLKin-to-LVPECL	$R_T = 160 \Omega$ to GND, $R_L = 100 \Omega$ differential			360		ps
t <sub>PD_LVDS</sub>	Propagation Delay CLKin-to-LVDS	$R_L$ = 100 Ω differential			400		ps
t <sub>PD_HCSL</sub>	Propagation Delay CLKin-to-HCSL ( <i>Note 22</i> )	$R_T = 50 \Omega$ to GND, $C_L \le 5 pF$			590		ps
t <sub>PD_CMOS</sub>	Propagation Delay CLKin-to-LVCMOS ( <i>Note 22</i> )	$C_{L} \le 5 \text{ pF} \qquad \frac{\text{Vcco} = 3.3 \text{ V}}{\text{Vcco} = 2.5 \text{ V}}$			1475 1550		ps ps
t <sub>SK(O)</sub>	Output Skew LVPECL/LVDS/HCSL ( <i>Note 20, Note 22, Note 24</i> )	Skew specified between any two CLKouts with the same buffer type. Load conditions per output type are the same as propagation delay specifications.			30	50	ps
t <sub>SK(PP)</sub>	Part-to-Part Output Skew LVPECL/LVDS/HCSL (Note 22, Note 24)				80		ps

Note 11: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 12: See Section 14.4 Power Supply and Thermal Considerations for more information on current consumption and power dissipation calculations.

**Note 13:** Power supply ripple rejection, or PSRR, is defined as the single-sideband phase spur level (in dBc) modulated onto the clock output when a single-tone sinusoidal signal (ripple) is injected onto the Vcco supply. Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows: DJ (ps pk-pk) = [ (2 \*  $10^{(PSRR/20)}) / (\Pi * f^{CLK}) ] * 1E12$ **Note 14:** See *Section 12.1 Differential Voltage Measurement Terminology* for definition of V<sub>ID</sub> and V<sub>OD</sub> voltages.

Note 15: The ESR requirements stated must be met to ensure that the oscillator circuitry has no startup issues. However, lower ESR values for the crystal may be necessary to stay below the maximum power dissipation (drive level) specification of the crystal. Refer to Section 14.2 Crystal Interface for crystal drive level considerations.

**Note 16:** For the 100 MHz and 156.25 MHz clock input conditions, Additive RMS Jitter ( $J_{ADD}$ ) is calculated using Method #1:  $J_{ADD} = SQRT(J_{OUT}^2 - J_{SOURCE}^2)$ , where  $J_{OUT}$  is the total RMS jitter measured at the output driver and  $J_{SOURCE}$  is the RMS jitter of the clock source applied to CLKin. For the 625 MHz clock input condition, Additive RMS Jitter is approximated using Method #2:  $J_{ADD} = SQRT(2^{*10dBc/10}) / (2^*\Pi^*f_{CLk})$ , where dBc is the phase noise power of the Output Noise Floor integrated from 1 to 20 MHz bandwidth. The phase noise power can be calculated as: dBc = Noise Floor + 10\*log<sub>10</sub>(20 MHz - 1 MHz). The additive RMS jitter was approximated for 625 MHz using Method #2 because the RMS jitter of the clock source was not sufficiently low enough to allow practical use of Method #1. Refer to the "Noise Floor vs. CLKin Slew Rate" and "RMS Jitter vs. CLKin Slew Rate" plots in *Section 13.0 Typical Performance Characteristics*.

Note 17: 156.25 MHz LVPECL clock source from LMK03806 with 20 MHz crystal reference (crystal part number: ECS-200-20-30BU-DU). J<sub>SOURCE</sub> = 190 fs RMS (10 kHz to 1 MHz) and 195 fs RMS (12 kHz to 20 MHz). Refer to the LMK03806 datasheet for more information.

Note 18: The noise floor of the output buffer is measured as the far-out phase noise of the buffer. Typically this offset is  $\geq$  10 MHz, but for lower frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations.

Note 19: Phase noise floor will degrade as the clock input slew rate is reduced. Compared to a single-ended clock, a differential clock input (LVPECL, LVDS) will be less susceptible to degradation in noise floor at lower slew rates due to its common mode noise rejection. However, it is recommended to use the highest possible input slew rate for differential clocks to achieve optimal noise floor performance at the device outputs.

Note 20: Specification is guaranteed by characterization and is not tested in production.

Note 21: See Section 13.0 Typical Performance Characteristics for output operation over frequency.

Note 22: AC timing parameters for HCSL or CMOS are dependent on output capacitive loading.

Note 23: Output Enable Time is the number of input clock cycles it takes for the output to be enabled after REFout\_EN is pulled high. Similarly, Output Disable Time is the number of input clock cycles it takes for the output to be disabled after REFout\_EN is pulled low. The REFout\_EN signal should have an edge transition much faster than that of the input clock period for accurate measurement.

Note 24: Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while operating at the same supply voltage and temperature conditions.

## **12.0 Measurement Definitions**

#### 12.1 Differential Voltage Measurement Terminology

The differential voltage of a differential signal can be described by two different definitions causing confusion when reading datasheets or communicating with other engineers. This section will address the measurement and description of a differential signal so that the reader will be able to understand and discern between the two different definitions when used.

The first definition used to describe a differential signal is the absolute value of the voltage potential between the inverting and non-inverting signal. The symbol for this first measurement is typically  $V_{ID}$  or  $V_{OD}$  depending on if an input or output voltage is being described.

The second definition used to describe a differential signal is to measure the potential of the non-inverting signal with respect to the inverting signal. The symbol for this second measurement is  $V_{SS}$  and is a calculated parameter. Nowhere in the IC does this signal exist with respect to ground, it only exists in reference to its differential pair.  $V_{SS}$  can be measured directly by oscilloscopes with floating references, otherwise this value can be calculated as twice the value of  $V_{OD}$  as described in the first description.

*Figure 1* illustrates the two different definitions side-by-side for inputs and *Figure 2* illustrates the two different definitions side-by-side for outputs. The  $V_{ID}$  (or  $V_{OD}$ ) definition show the DC levels,  $V_{IH}$  and  $V_{OL}$  (or  $V_{OH}$  and  $V_{OL}$ ), that the non-inverting and inverting signals toggle between with respect to ground.  $V_{SS}$  input and output definitions show that if the inverting signal is considered the voltage potential reference, the non-inverting signal voltage potential is now increasing and decreasing above and below the non-inverting reference. Thus the peak-to-peak voltage of the differential signal can be measured.

 $V_{ID}$  and  $V_{OD}$  are often defined as volts (V) and  $V_{SS}$  is often defined as volts peak-to-peak ( $V_{PP}$ ).









Note 25: Refer to Application Note AN-912 Common Data Transmission Parameters and their Definitions for more information.

# **13.0 Typical Performance Characteristics** Unless otherwise specified: Vcc = 3.3 V, Vcco = 3.3 V, $T_A = 25 °C$ , CLKin driven differentially, input slew rate $\ge 3 V/ns$ .

#### LVPECL Output Swing (V<sub>OD</sub>) vs. Frequency

















LVDS Output Swing @ 156.25 MHz



LVDS Output Swing @ 1.5 GHz







30177398

Noise Floor vs. CLKin Slew Rate @ 100 MHz



Noise Floor vs. CLKin Slew Rate @ 625 MHz







30177399

Noise Floor vs. CLKin Slew Rate @ 156.25 MHz









RMS Jitter vs. CLKin Slew Rate @ 156.25 MHz (Note 26)

500

RMS Jitter vs. CLKin Slew Rate @ 625 MHz



30177382

PSRR vs. Ripple Frequency @ 312.5 MHz



LVPECL Phase Noise @ 100 MHz (Note 26)







**Note 26:** The typical RMS jitter values in the plots show the total output RMS jitter ( $J_{OUT}$ ) for each output buffer type and the source clock RMS jitter ( $J_{SOURCE}$ ). From these values, the Additive RMS Jitter can be calculated as:  $J_{ADD} = SQRT(J_{OUT}^2 - J_{SOURCE}^2)$ .

Note 27: 20 MHz crystal characteristics: Abracon ABL series, AT cut,  $C_L = 18 \text{ pF}$ ,  $C_0 = 4.4 \text{ pF}$  measured (7 pF max), ESR = 8.5  $\Omega$  measured (40  $\Omega$  max), and Drive Level = 1 mW max (100  $\mu$ W typical).

Note 28: 40 MHz crystal characteristics: Abracon ABLS2 series, AT cut,  $C_L = 18 \text{ pF}$ ,  $C_0 = 5 \text{ pF}$  measured (7 pF max), ESR = 5  $\Omega$  measured (40  $\Omega$  max), and Drive Level = 1 mW max (100  $\mu$ W typical).

## 14.0 Application Information

#### 14.1 Driving the Clock Inputs

The LMK00304 has two universal inputs (CLKin0/CLKin0\* and CLKin1/CLKin1\*) that can accept DC-coupled 3.3V/2.5V LVPECL, LVDS, CML, SSTL, and other differential and single-ended signals that meet the input requirements specified in *Section 11.0 Electrical Characteristics*. The device can accept a wide range of signals due to its wide input common mode voltage range (V<sub>CM</sub>) and input voltage swing (V<sub>ID</sub>) / dynamic range. For 50% duty cycle and DC-balanced signals, AC coupling may also be employed to shift the input signal to within the V<sub>CM</sub> range. Refer to *Section 14.3 Termination and Use of Clock Drivers* for signal interfacing and termination techniques.

To achieve the best possible phase noise and jitter performance, it is mandatory for the input to have high slew rate of 3 V/ns (differential) or higher. Driving the input with a lower slew rate will degrade the noise floor and jitter. For this reason, a differential signal input is recommended over singleended because it typically provides higher slew rate and common-mode-rejection. Refer to the "Noise Floor vs. CLKin Slew Rate" and "RMS Jitter vs. CLKin Slew Rate" plots in *Section 13.0 Typical Performance Characteristics*.

While it is recommended to drive the CLKin0 and CLKin1 with a differential signal input, it is possible to drive them with a single-ended clock. Again, the single-ended input slew rate should be as high as possible to minimize performance degradation. The CLKin input has an internal bias voltage of about 1.4 V, so the input can be AC coupled as shown in *Figure 3*.



#### FIGURE 3. Single-Ended LVCMOS Input, AC Coupling

A single-ended clock may also be DC coupled to CLKinX as shown in *Figure 4*. If the DC coupled input swing has a common mode level near the device's internal bias voltage of 1.4 V, then only a 0.1 uF bypass cap is required on CLKinX\*. Otherwise, if the input swing is not optimally centered near the internal bias voltage, then CLKinX\* should be externally biased to the midpoint voltage of the input swing. This can be achieved using external biasing resistors, R<sub>B1</sub> and R<sub>B2</sub>, or another low-noise voltage reference. The external bias voltage should be within the specified input common voltage (V<sub>CM</sub>) range. This will ensure the input swing crosses the threshold voltage at a point where the input slew rate is the highest.



## FIGURE 4. Single-Ended LVCMOS Input, DC Coupling with Common Mode Biasing

If the crystal oscillator circuit is not used, it is possible to drive the OSCin input with an single-ended external clock as shown in *Figure 5*. The input clock should be AC coupled to the OS-Cin pin, which has an internally-generated input bias voltage, and the OSCout pin should be left floating. While OSCin provides an alternative input to multiplex an external clock, it is recommended to use either universal input (CLKinX) since it offers higher operating frequency, better common mode and power supply noise rejection, and greater performance over supply voltage and temperature variations.



#### FIGURE 5. Driving OSCin with a Single-Ended Input

#### 14.2 Crystal Interface

The LMK00304 has an integrated crystal oscillator circuit that supports a fundamental mode, AT-cut crystal. The crystal interface is shown in *Figure 6*.



FIGURE 6. Crystal Interface

The load capacitance (C<sub>L</sub>) is specific to the crystal, but usually on the order of 18 - 20 pF. While C<sub>L</sub> is specified for the crystal, the OSCin input capacitance (C<sub>IN</sub> = 1 pF typical) of the device and PCB stray capacitance (C<sub>STRAY</sub> ~ 1~3 pF) can affect the discrete load capacitor values, C<sub>1</sub> and C<sub>2</sub>.

For the parallel resonant circuit, the discrete capacitor values can be calculated as follows:

$$C_{L} = (C_{1} * C_{2}) / (C_{1} + C_{2}) + C_{IN} + C_{STRAY}$$
(1)

Typically,  $C_1 = C_2$  for optimum symmetry, so *Equation 1* can be rewritten in terms of  $C_1$  only:

$$C_{L} = C_{1}^{2} / (2 * C_{1}) + C_{IN} + C_{STRAY}$$
 (2)

Finally, solve for C<sub>1</sub>:

$$C_1 = (C_L - C_{IN} - C_{STRAY})^2$$
 (3)

Section 11.0 Electrical Characteristics provides crystal interface specifications with conditions that ensure start-up of the crystal, but it does not specify crystal power dissipation. The designer will need to ensure the crystal power dissipation does not exceed the maximum drive level specified by the crystal manufacturer. Overdriving the crystal can cause premature aging, frequency shift, and eventual failure. Drive level should be held at a sufficient level necessary to start-up and maintain steady-state operation.

The power dissipated in the crystal,  $\mathsf{P}_{\mathsf{XTAL}}$ , can be computed by:

$$P_{XTAL} = I_{RMS}^{2} * R_{ESR}^{*} (1 + C_0/C_L)^2$$
(4)

Where:

- I<sub>BMS</sub> is the RMS current through the crystal.
- R<sub>ESR</sub> is the max. equivalent series resistance specified for the crystal
- C<sub>L</sub> is the load capacitance specified for the crystal

C<sub>0</sub> is the min. shunt capacitance specified for the crystal I<sub>RMS</sub> can be measured using a current probe (e.g. Tektronix CT-6 or equivalent) placed on the leg of the crystal connected to OSCout with the oscillation circuit active.

As shown in *Figure 6*, an external resistor, R<sub>LIM</sub>, can be used to limit the crystal drive level, if necessary. If the power dissipated in the selected crystal is higher than the drive level specified for the crystal with R<sub>LIM</sub> shorted, then a larger resistor value is mandatory to avoid overdriving the crystal. However, if the power dissipated in the crystal is less than the drive level with R<sub>LIM</sub> shorted, then a zero value for R<sub>LIM</sub> can be used. As a starting point, a suggested value for R<sub>LIM</sub> is 1.5 kΩ.

#### 14.3 Termination and Use of Clock Drivers

When terminating clock drivers keep in mind these guidelines for optimum phase noise and jitter performance:

- Transmission line theory should be followed for good impedance matching to prevent reflections.
- Clock drivers should be presented with the proper loads.
  - LVDS outputs are current drivers and require a closed current loop.
  - HCSL drivers are switched current outputs and require a DC path to ground via 50 Ω termination.
  - LVPECL outputs are open emitter and require a DC path to ground.
- Receivers should be presented with a signal biased to their specified DC bias level (common mode voltage) for proper operation. Some receivers have self-biasing inputs that automatically bias to the proper voltage level; in this case, the signal should normally be AC coupled.

It is possible to drive a non-LVPECL or non-LVDS receiver with a LVDS or LVPECL driver as long as the above guidelines are followed. Check the datasheet of the receiver or input being driven to determine the best termination and coupling method to be sure the receiver is biased at the optimum DC voltage (common mode voltage).

#### 14.3.1 Termination for DC Coupled Differential Operation

For DC coupled operation of an LVDS driver, terminate with 100  $\Omega$  as close as possible to the LVDS receiver as shown in *Figure 7*.



#### FIGURE 7. Differential LVDS Operation, DC Coupling, No Biasing by the Receiver

For DC coupled operation of an HCSL driver, terminate with 50  $\Omega$  to ground near the driver output as shown in *Figure 8*. Series resistors, Rs, may be used to limit overshoot due to the fast transient current. Because HCSL drivers require a DC path to ground, AC coupling is not allowed between the output drivers and the 50  $\Omega$  termination resistors.



FIGURE 8. HCSL Operation, DC Coupling

For DC coupled operation of an LVPECL driver, terminate with 50  $\Omega$  to Vcco - 2 V as shown in *Figure 9*. Alternatively terminate with a Thevenin equivalent circuit as shown in *Figure 10* for Vcco (output driver supply voltage) = 3.3 V and 2.5 V. In the Thevenin equivalent circuit, the resistor dividers set the output termination voltage (V<sub>TT</sub>) to Vcco - 2 V.







#### FIGURE 10. Differential LVPECL Operation, DC Coupling, Thevenin Equivalent

#### 14.3.2 Termination for AC Coupled Differential Operation

AC coupling allows for shifting the DC bias level (common mode voltage) when driving different receiver standards. Since AC coupling prevents the driver from providing a DC bias voltage at the receiver, it is important to ensure the receiver is biased to its ideal DC level.

When driving non-biased LVDS receivers with an LVDS driver, the signal may be AC coupled by adding DC blocking capacitors: however the proper DC bias point needs to be established at the receiver. One way to do this is with the termination circuitry in Figure 11. When driving self-biased LVDS receivers, the circuit shown in Figure 11 may be modified by replacing the 50  $\Omega$  terminations to Vbias with a single 100  $\Omega$  resistor across the input pins of the receiver. When using AC coupling with LVDS outputs, there may be a startup delay observed in the clock output due to capacitor charging. The previous example uses a 0.1 µF capacitor, but this may need to be adjusted to meet the startup requirements for the particular application. Another variant of AC coupling to a selfbiased LVDS receiver is to move the 0.1 uF capacitors between the 100  $\Omega$  differential termination and the receiver inputs.



#### FIGURE 11. Differential LVDS Operation, AC Coupling, No Biasing by the Receiver

LVPECL drivers require a DC path to ground. When AC coupling an LVPECL signal use 160  $\Omega$  emitter resistors (or 91  $\Omega$  for Vcco = 2.5 V) close to the LVPECL driver to provide a DC path to ground as shown in *Figure 15*. For proper receiver operation, the signal should be biased to the DC bias level (common mode voltage) specified by the receiver. The typical DC bias voltage (common mode voltage) for LVPECL receivers is 2 V. Alternatively, a Thevenin equivalent circuit forms a valid termination as shown in *Figure 12* for Vcco = 3.3 V and 2.5 V. Note: this Thevenin circuit is different from the

DC coupled example in *Figure 10*, since the voltage divider is setting the input common mode voltage of the receiver.



#### FIGURE 12. Differential LVPECL Operation, AC Coupling, Thevenin Equivalent

#### 14.3.3 Termination for Single-Ended Operation

A balun can be used with either LVDS or LVPECL drivers to convert the balanced, differential signal into an unbalanced, single-ended signal.

It is possible to use an LVPECL driver as one or two separate 800 mV p-p signals. When DC coupling one of the LMK00304 LVPECL driver of a CLKoutX/CLKoutX\* pair, be sure to properly terminate the unused driver. When DC coupling on of the LMK00304 LVPECL drivers, the termination should be 50  $\Omega$  to Vcco - 2 V as shown in *Figure 13*. The Thevenin equivalent circuit is also a valid termination as shown in *Figure 14* for Vcco = 3.3 V.



## FIGURE 13. Single-Ended LVPECL Operation, DC

Coupling



# FIGURE 14. Single-Ended LVPECL Operation, DC Coupling, Thevenin Equivalent

When AC coupling an LVPECL driver use a 160  $\Omega$  emitter resistor (or 91  $\Omega$  for Vcco = 2.5 V) to provide a DC path to ground and ensure a 50  $\Omega$  termination with the proper DC bias level for the receiver. The typical DC bias voltage for LVPECL

receivers is 2 V. If the companion driver is not used, it should be terminated with either a proper AC or DC termination. This latter example of AC coupling a single-ended LVPECL signal can be used to measure single-ended LVPECL performance using a spectrum analyzer or phase noise analyzer. When using most RF test equipment no DC bias point (0 VDC) is required for safe and proper operation. The internal 50  $\Omega$  termination the test equipment correctly terminates the LVPECL driver being measured as shown in *Figure 15*. When using only one LVPECL driver of a CLKoutX/CLKoutX\* pair, be sure to properly terminated the unused driver.



FIGURE 15. Single-Ended LVPECL Operation, AC Coupling

#### 14.4 Power Supply and Thermal Considerations

#### 14.4.1 Current Consumption and Power Dissipation Calculations

The current consumption values specified in *Section 11.0 Electrical Characteristics* can be used to calculate the total power dissipation and IC power dissipation for any device configuration. The total  $V_{CC}$  core supply current ( $I_{CC_TOTAL}$ ) can be calculated using *Equation 5*:

(5)

Where:

- I<sub>CC CORE</sub> is the V<sub>CC</sub> current for core logic and input blocks and depends on selected input (CLKinX or OSCin).
- I<sub>CC\_BANKS</sub> is the V<sub>CC</sub> current for Banks A & B and depends on the selected output type (I<sub>CC\_PECL</sub>, I<sub>CC\_LVDS</sub>, I<sub>CC\_HCSL</sub>, or 0 mA if disabled).
- I<sub>CC CMOS</sub> is the V<sub>CC</sub> current for the LVCMOS output (or 0 mA if REFout is disabled).

Since the output supplies ( $V_{CCOA}$ ,  $V_{CCOB}$ ,  $V_{CCOC}$ ) can be powered from 3 independent voltages, the respective output supply currents ( $I_{CCO\_BANK\_A}$ ,  $I_{CCO\_BANK\_B}$ , and  $I_{CCO\_CMOS}$ ) should be calculated separately.

 $I_{CCO\_BANK}$  for either Bank A or B may be taken as 50% of the corresponding output supply current specified for two banks ( $I_{CCO\_PECL}$ ,  $I_{CCO\_LVDS}$ , or  $I_{CCO\_HCSL}$ ) provided the output loading matches the specified conditions. Otherwise,  $I_{CCO\_BANK}$  should be calculated per bank as follows:

$$_{CCO BANK} = I_{BANK BIAS} + (N * I_{OUT LOAD})$$
(6)

Where:

- I<sub>BANK\_BIAS</sub> is the output bank bias current (fixed value).
- I<sub>OUT LOAD</sub> is the DC load current per loaded output pair.
- N is the number of loaded output pairs (N = 0 to 2).

Table 5 shows the typical I<sub>BANK\_BIAS</sub> values and I<sub>OUT\_LOAD</sub> expressions for LVPECL, LVDS, and HCSL.

For LVPECL, it is possible to use a larger termination resistor ( $R_T$ ) to ground instead of terminating with 50  $\Omega$  to  $V_{TT}$  = Vcco - 2 V; this technique is commonly used to eliminate the extra termination voltage supply ( $V_{TT}$ ) and potentially reduce device power dissipation at the expense of lower output swing. For example, when Vcco is 3.3 V, a  $R_T$  value of 160  $\Omega$  to ground will eliminate the 1.3 V termination supply without sacrificing much output swing. In this case, the typical  $I_{OUT\_LOAD}$  is 25 mA, so  $I_{CCO\_BANK}$  for one LVPECL bank reduces to 63 mA (vs. 67.5 mA with 50  $\Omega$  resistors to Vcco - 2 V).

#### **TABLE 5. Typical Output Bank Bias and Load Currents**

Current Parameter	LVPECL	LVDS	HCSL
I <sub>BANK_BIAS</sub>	13 mA	11.6 mA	2.4 mA
I <sub>OUT_LOAD</sub>	$(V_{OH} - V_{TT})/R_T + (V_{OL} - V_{TT})/R_T$	0 mA (No DC load current)	V <sub>OH</sub> /R <sub>T</sub>

Once the current consumption is known for each supply, the total power dissipation ( $P_{TOTAI}$ ) can be calculated:

#### $\mathbf{P}_{\text{TOTAL}} = (\mathbf{V}_{\text{CC}}^* \mathbf{I}_{\text{CC}}_{\text{TOTAL}}) + (\mathbf{V}_{\text{CCOA}}^* \mathbf{I}_{\text{CCO}}_{\text{BANK}}) + (\mathbf{V}_{\text{CCOB}}^* \mathbf{I}_{\text{CCO}}_{\text{BANK}}) + (\mathbf{V}_{\text{CCOC}}^* \mathbf{I}_{\text{CCO}}_{\text{COO}})$ (7)

If the device is configured with LVPECL and/or HCSL outputs, then it is also necessary to calculate the power dissipated in any termination resistors ( $P_{\text{RT}\_\text{PECL}}$  and  $P_{\text{RT}\_\text{HCSL}}$ ) and in any LVPECL termination voltages ( $P_{\text{VTT}\_\text{PECL}}$ ). The external power dissipation values can be calculated as follows:

$$\mathbf{P}_{\mathsf{RT} \; \mathsf{PECL}} \left( \mathsf{per \; LVPECL \; pair} \right) = (\mathbf{V}_{\mathsf{OH}} - \mathbf{V}_{\mathsf{TT}})^2 / \mathbf{R}_{\mathsf{T}} + (\mathbf{V}_{\mathsf{OL}} - \mathbf{V}_{\mathsf{TT}})^2 / \mathbf{R}_{\mathsf{T}}$$
(8)

$$\mathbf{P}_{\mathsf{VTT} \mathsf{PECL}} \text{ (per LVPECL pair)} = \mathbf{V}_{\mathsf{TT}} * \left[ (\mathbf{V}_{\mathsf{OH}} - \mathbf{V}_{\mathsf{TT}}) / \mathbf{R}_{\mathsf{T}} + (\mathbf{V}_{\mathsf{OL}} - \mathbf{V}_{\mathsf{TT}}) / \mathbf{R}_{\mathsf{T}} \right]$$
(9)

$$P_{\text{RT HCSL}} (\text{per HCSL pair}) = V_{\text{OH}}^2 / R_{\text{T}}$$
(10)

Finally, the IC power dissipation ( $P_{DEVICE}$ ) can be computed by subtracting the external power dissipation values from  $P_{TOTAL}$  as follows:

$$P_{\text{DEVICE}} = P_{\text{TOTAL}} - N_1^* (P_{\text{RT PECL}} + P_{\text{VTT PECL}}) - N_2^* P_{\text{RT HCSL}}$$
(11)

Where:

- N<sub>1</sub> is the number of LVPECL output pairs with termination resistors to V<sub>TT</sub> (usually Vcco 2 V or GND).
- N<sub>2</sub> is the number of HCSL output pairs with termination resistors to GND.

#### 14.4.1.1 Power Dissipation Example: Worst-Case Dissipation

This example shows how to calculate IC power dissipation for a configuration to estimate worst-case power dissipation. In this case, the maximum supply voltage and supply current values specified in Section 11.0 Electrical Characteristics are used.

- Max  $V_{\rm CC}$  =  $V_{\rm CCO}$  = 3.465 V. Max  $I_{\rm CC}$  and  $I_{\rm CCO}$  values.
- CLKin0/CLKin0\* input is selected.
- Banks A and B are configured for LVPECL: all outputs terminated with 50  $\Omega$  to V<sub>T</sub> = Vcco 2 V.
- REFout is enabled with 5 pF load.
- T<sub>A</sub> = 85 °C •

Using the power calculations from the previous section and maximum supply current specifications, we can compute P<sub>TOTAL</sub> and P<sub>DEVICE</sub>.

- From Equation 5:  $I_{CC_TOTAL} = 10.5 \text{ mA} + 48 \text{ mA} + 5.5 \text{ mA} = 64 \text{ mA}$
- •
- From  $I_{CCO\_PECL}$  max spec:  $I_{CCO\_BANK} = 50\%$  of  $I_{CCO\_PECL} = 81.5$  mA From *Equation 7*:  $P_{TOTAL} = (3.465 \text{ V} * 64 \text{ mA}) + (3.465 \text{ V} * 81.5 \text{ mA}) + (3.465 \text{ V} * 81.5 \text{ mA}) + (3.465 \text{ V} * 10 \text{ mA}) = 821 \text{ mW}$ •
- From Equation 8:  $P_{RT PECL} = ((2.57 V 1.47 V)^2/50 \Omega) + ((1.72 V 1.47 V)^2/50 \Omega) = 25.5 mW$  (per output pair)
- From Equation 9: P<sub>VTT PECL</sub> = 1.47 V \* [ ((2.57 V 1.47 V) / 50 Ω) + ((1.72 V 1.47 V) / 50 Ω) ] = 39.5 mW (per output pair) •
- From *Equation 10*: P<sub>RT\_HCSL</sub> = 0 mW (no HCSL outputs)
- From Equation 11: P<sub>DEVICE</sub> = 821 mW (4 \* (25.5 mW + 39.5 mW)) 0 mW = 561 mW

In this worst-case example, the IC device will dissipate about 561 mW or 68% of the total power (821 mW), while the remaining 32% will be dissipated in the emitter resistors (102 mW for 4 pairs) and termination voltage (158 mW into Vcco - 2 V). Based on  $\theta_{1a}$  of 38.1 °C/W, the estimate die junction temperature would be about 21.4 °C above ambient, or 106.4 °C when  $T_a = 85$  °C.

#### 14.4.2 Power Supply Bypassing

The Vcc and Vcco power supplies should have a high-frequency bypass capacitor, such as 0.1 uF or 0.01 uF, placed very close to each supply pin. 1 uF to 10 uF decoupling capacitors should also be placed nearby the device between the supply and ground planes. All bypass and decoupling capacitors should have short connections to the supply and ground plane through a short trace or via to minimize series inductance.

#### 14.4.2.1 Power Supply Ripple Rejection

In practical system applications, power supply noise (ripple) can be generated from switching power supplies, digital ASICs or FPGAs, etc. While power supply bypassing will help filter out some of this noise, it is important to understand the effect of power supply ripple on the device performance. When a single-tone sinusoidal signal is applied to the power supply of a clock distribution device, such as LMK00304, it can produce narrow-band phase modulation as well as amplitude modulation on the clock output (carrier). In the singleside band phase noise spectrum, the ripple-induced phase modulation appears as a phase spur level relative to the carrier (measured in dBc).

For the LMK00304, power supply ripple rejection, or PSRR, was measured as the single-sideband phase spur level (in dBc) modulated onto the clock output when a ripple signal was injected onto the Vcco supply. The PSRR test setup is shown in Figure 16.





A signal generator was used to inject a sinusoidal signal onto the Vcco supply of the DUT board, and the peak-to-peak ripple amplitude was measured at the Vcco pins of the device. A limiting amplifier was used to remove amplitude modulation on the differential output clock and convert it to a single-ended signal for the phase noise analyzer. The phase spur level measurements were taken for clock frequencies of 156.25 MHz and 312.5 MHz under the following power supply ripple conditions:

- Ripple amplitude: 100 mVpp on Vcco = 2.5 V
- Ripple frequencies: 100 kHz, 1 MHz, and 10 MHz

Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows:

DJ (ps pk-pk) =  $[(2*10^{(PSRR / 20)}) / (\pi*f_{CLK})] * 10^{12}$ (12)

The "PSRR vs. Ripple Frequency" plots in Section 13.0 Typical Performance Characteristics show the ripple-induced phase spur levels for the differential output types at 156.25 MHz and 312.5 MHz . The LMK00304 exhibits very good and well-behaved PSRR characteristics across the ripple frequency range for all differential output types. The phase spur levels for LVPECL are below -64 dBc at 156.25 MHz and below -62 -MK00304

dBc at 312.5 MHz. Using *Equation 12*, these phase spur levels translate to Deterministic Jitter values of 2.57 ps pk-pk at 156.25 MHz and 1.62 ps pk-pk at 312.5 MHz. Testing has shown that the PSRR performance of the device improves for Vcco = 3.3 V under the same ripple amplitude and frequency conditions.

#### 14.4.3 Thermal Management

Power dissipation in the LMK00304 device can be high enough to require attention to thermal management. For reliability and performance reasons the die temperature should be limited to a maximum of 125 °C. That is, as an estimate,  $T_A$  (ambient temperature) plus device power dissipation times  $\theta_{IA}$  should not exceed 125 °C.

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to the printed circuit board. To maximize the removal of heat from the package a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package.

A recommended land and via pattern is shown in *Figure 17*. More information on soldering LLP packages can be obtained at: *http://www.national.com/analog/packaging/*.

A recommended footprint including recommended solder mask and solder paste layers can be found at: *http://www.national.com/analog/packaging/gerber* for the SQA32A package.



FIGURE 17. Recommended Land and Via Pattern

To minimize junction temperature it is recommended that a simple heat sink be built into the PCB (if the ground plane layer is not exposed). This is done by including a copper area of about 2 square inches on the opposite side of the PCB from the device. This copper area may be plated or solder coated to prevent corrosion but should not have conformal coating (if possible), which could provide thermal insulation. The vias shown in *Figure 17* should connect these top and bottom copper layers and to the ground layer. These vias act as "heat pipes" to carry the thermal energy away from the device side of the board to where it can be more effectively dissipated.



# Notes

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated