

# LM20333

## 36V, 3A PowerWise® Synchronous Buck Regulator with Frequency Synchronization

### General Description

The LM20333 is a full featured synchronous buck regulator capable of delivering up to 3A of load current. The current mode control loop is externally compensated with only two components, offering both high performance and ease of use. The device is optimized to work over the input voltage range of 4.5V to 36V making it well suited for high voltage systems.

The device features internal Over Voltage Protection (OVP) and Over Current Protection (OCP) circuits for increased system reliability. A precision Enable pin and integrated UVLO allows the turn on of the device to be tightly controlled and sequenced. Startup inrush currents are limited by both an internally fixed and externally adjustable soft-start circuit. Fault detection and supply sequencing are possible with the integrated power good (PGOOD) circuit.

The LM20333 is designed to work well in multi-rail power supply architectures. The output voltage of the device can be configured to track a higher voltage rail using the SS/TRK pin. If the output of the LM20333 is pre-biased at startup it will not sink current to pull the output low until the internal soft-start ramp exceeds the voltage at the feedback pin.

The switching frequency of the LM20333 can be synchronized to an external clock by use of the SYNC pin. The SYNC pin is capable of synchronizing to input signals ranging from 250 kHz to 1.5 MHz.

The LM20333 is offered in an exposed pad 20-pin eTSSOP package that can be soldered to the PCB, eliminating the need for bulky heatsinks.


### Features

- 4.5V to 36V input voltage range
- 3A output current, 5.2A peak current
- 130 mΩ/110 mΩ integrated power MOSFETs
- 94% peak efficiency with synchronous rectification
- 1.5% feedback voltage accuracy
- Current mode control, selectable compensation
- Oscillator synchronization from 250kHz to 1.5MHz
- Adjustable output voltage down to 0.8V
- Compatible with pre-biased loads
- Programmable soft-start with external capacitor
- Precision enable pin with hysteresis
- OVP, UVLO inputs and PGOOD output
- Internally protected with peak current limit, thermal shutdown and restart
- Accurate current limit minimizes inductor size
- Non-linear current mode slope compensation
- eTSSOP-20 exposed pad package

### Applications


- Simple to design, high efficiency point of load regulation from a 4.5V to 36V bus
- High Performance DSPs, FPGAs, ASICs and Microprocessors
- Communications Infrastructure, Automotive

### Simplified Application Circuit



30051601

## Connection Diagram



## Ordering Information

Order Number	Package Type	NSC Package Drawing	Package Marking	Supplied As
LM20333MH	eTSSOP-20	MXA20A	20333MH	73 Units per Rail
LM20333MHE				250 Units per Tape and Reel
LM20333MHX				2500 Units per Tape and Reel

## Pin Descriptions

Pin(s)	Name	Description	Application Information
1	SS/TRK	Soft-Start or Tracking control input	An internal 4.5 $\mu$ A current source charges an external capacitor to set the soft-start rate. The PWM can track to an external voltage ramp with a low impedance source. If left open, an internal 1 ms SS ramp is activated.
2	FB	Feedback input to the error amplifier from the regulated output	This pin is connected to the inverting input of the internal transconductance error amplifier. An 800 mV reference is internally connected to the non-inverting input of the error amplifier.
3	PGOOD	Power good output signal	Open drain output indicating the output voltage is regulating within tolerance. A pull-up resistor of 10 k $\Omega$ to 100 k $\Omega$ is recommended if this function is used.
4	COMP	Output of the internal error amplifier and input to the Pulse Width Modulator	The loop compensation network should be connected between the COMP pin and the AGND pin.
5,6,15,16	VIN	Input supply voltage	Nominal operating range: 4.5V to 36V.
7,8,13,14	SW	Switch pin	The drain terminal of the internal Synchronous Rectifier power NMOSFET and the source terminal of the internal Control power NMOSFET.
9,10,11	GND	Ground	Internal reference for the power MOSFETs.
12	AGND	Analog ground	Internal reference for the regulator control functions.
17	BOOT	Boost input for bootstrap capacitor	An internal diode from VCC to BOOT charges an external capacitor required from SW to BOOT to power the Control MOSFET gate driver.
18	VCC	Output of the high voltage linear regulator. The VCC voltage is regulated to approximately 5.5V.	VCC tracks VIN up to about 7.2V. Above VIN = 7.2V, VCC is regulated to approximately 5.5 Volts. A 0.1 $\mu$ F to 1 $\mu$ F ceramic decoupling capacitor is required. The VCC pin is an output only.
19	EN	Enable or UVLO input	An external voltage divider can be used to set the line undervoltage lockout threshold. If the EN pin is left unconnected, a 2 $\mu$ A pull-up current source pulls the EN pin high to enable the regulator.
20	SYNC	Frequency synchronization input	An external clock connected to this pin will set the switching frequency. If left open the device will operate at approximately 200 kHz.
EP	Exposed Pad	Exposed pad	Exposed metal pad on the underside of the package with a weak electrical connection to GND. Connect this pad to the PC board ground plane in order to improve heat dissipation.

**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

VIN to GND	-0.3V to +38V
BOOT to GND	-0.3V to +43V
BOOT to SW	-0.3V to +7V
SW to GND	-0.5V to +38V
SW to GND (Transient)	-1.5V (< 20 ns)
FB, EN, SS/TRK, COMP, SYNC, PGOOD to GND	-0.3V to +6V

VCC to GND	-0.3V to +8V
Storage Temperature	-65°C to 150°C
ESD Rating	
Human Body Model (Note 2)	2kV

**Operating Ratings**

VIN to GND	+4.5V to +36V
Junction Temperature	-40°C to +125°C

**Electrical Characteristics** Unless otherwise stated, the following conditions apply:  $V_{VIN} = 12V$ . Limits in standard type are for  $T_J = 25^\circ C$  only, limits in **bold face type** apply over the junction temperature ( $T_J$ ) range of  $-40^\circ C$  to  $+125^\circ C$ . Minimum and maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^\circ C$ , and are provided for reference purposes only.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$V_{FB}$	Feedback Pin Voltage	$V_{VIN} = 4.5V$ to $36V$	<b>0.788</b>	0.8	<b>0.812</b>	V
$R_{HSW-DS(ON)}$	High-Side MOSFET On-Resistance	$I_{SW} = 3A$		130	<b>225</b>	$m\Omega$
$R_{LSW-DS(ON)}$	Low-Side MOSFET On-Resistance	$I_{SW} = 3A$		110	<b>190</b>	$m\Omega$
$I_Q$	Operating Quiescent Current	$V_{VIN} = 4.5V$ to $36V$		2.3	<b>3</b>	mA
$I_{SD}$	Shutdown Quiescent Current	$V_{EN} = 0V$		150	<b>180</b>	$\mu A$
$V_{UVLO}$	VIN Under Voltage Lockout	Rising $V_{VIN}$	<b>4</b>	4.25	<b>4.5</b>	V
$V_{UVLO(HYS)}$	VIN Under Voltage Lockout Hysteresis			350	<b>450</b>	mV
$V_{VCC}$	VCC Voltage	$I_{VCC} = -5 mA$ , $V_{EN} = 5V$		5.5		V
$I_{SS}$	Soft-Start Pin Source Current	$V_{SS} = 0V$	<b>2</b>	4.5	<b>7</b>	$\mu A$
$V_{TRKACC}$	Soft-Start/Track Pin Accuracy	$V_{SS} = 0.4V$	<b>-10</b>	5	<b>15</b>	mV
$I_{BOOT}$	BOOT Diode Leakage	$V_{BOOT} = 4V$		10		nA
$V_{F-BOOT}$	BOOT Diode Forward Voltage	$I_{BOOT} = -100 mA$		0.9	<b>1.1</b>	V
<b>Powergood</b>						
$V_{FB(OVP)}$	Over Voltage Protection Rising Threshold	$V_{FB(OVP)} / V_{FB}$	<b>107</b>	110	<b>112</b>	%
$V_{FB(OVP-HYS)}$	Over Voltage Protection Hysteresis	$\Delta V_{FB(OVP)} / V_{FB}$		2	<b>3</b>	%
$V_{FB(PG)}$	PGOOD Threshold, $V_{OUT}$ Rising	$V_{FB(PG)} / V_{FB}$	<b>93</b>	95	<b>97</b>	%
$V_{FB(PG-HYS)}$	PGOOD Hysteresis	$\Delta V_{FB(PG)} / V_{FB}$		2	<b>3</b>	%
$T_{PGOOD}$	PGOOD Delay			20		$\mu s$
$I_{PGOOD(SNK)}$	PGOOD Low Sink Current	$V_{PGOOD} = 0.5V$	<b>0.6</b>	1		mA
$I_{PGOOD(SRC)}$	PGOOD High Leakage Current	$V_{PGOOD} = 5V$		5	<b>200</b>	nA
<b>Oscillator</b>						
$F_{OSC}$	Oscillator Frequency	$V_{SYNC} = 0V$	<b>160</b>	200	<b>240</b>	kHz
$F_{OSCH}$	Maximum SYNC Frequency			1500		kHz
$F_{OSCL}$	Minimum SYNC Frequency			250		kHz
$V_{IH\_SYNC}$	SYNC pin Logic High		<b>2</b>			V
$V_{IL\_SYNC}$	SYNC pin Logic Low				<b>0.8</b>	V
$I_{SYNC}$	SYNC pin input leakage	$V_{SYNC} = 5V$		10		nA
$T_{MIN}$	Minimum Off Time	$I_{LOAD} = 3A$		170		ns
<b>Error Amplifier</b>						
$I_{FB}$	Feedback Pin Bias Current	$V_{FB} = 1V$		50		nA
$I_{COMP(SRC)}$	COMP Output Source Current	$V_{FB} = 0V$ $V_{COMP} = 0V$	<b>200</b>	400		$\mu A$
$I_{COMP(SNK)}$	COMP Output Sink Current	$V_{FB} = 1.6V$ $V_{COMP} = 1.6V$	<b>200</b>	350		$\mu A$


Symbol	Parameter	Conditions	Min	Typ	Max	Units
$g_m$	Error Amplifier DC Transconductance	$I_{COMP} = -50 \mu A$ to $+50 \mu A$	<b>450</b>	515	<b>600</b>	$\mu mho$
$A_{VOL}$	Error Amplifier Voltage Gain	COMP pin open		2000		V/V
GBW	Error Amplifier Gain-Bandwidth Product	COMP pin open		7		MHz
<b>Current Limit</b>						
$I_{LIM}$	Cycle By Cycle Positive Current Limit		<b>4.3</b>	5.2	<b>6.0</b>	A
$I_{LIMNEG}$	Cycle By Cycle Negative Current Limit			2.8		A
$T_{ILIM}$	Cycle By Cycle Current Limit Delay			150		ns
<b>Enable</b>						
$V_{EN(RISING)}$	EN Pin Rising Threshold		<b>1.2</b>	1.25	<b>1.3</b>	V
$V_{EN(HYS)}$	EN Pin Hysteresis			50		mV
$I_{EN}$	EN Source Current	$V_{EN} = 0V, V_{VIN} = 12V$		2		$\mu A$
<b>Thermal Shutdown</b>						
$T_{SD}$	Thermal Shutdown			170		$^{\circ}C$
$T_{SD(HYS)}$	Thermal Shutdown Hysteresis			20		$^{\circ}C$
<b>Thermal Resistance</b>						
$\theta_{JC}$	Junction to Case			5.6		$^{\circ}C/W$
$\theta_{JA}$	Junction to Ambient (Note 3)	0 LFM airflow		27		$^{\circ}C/W$

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics.


**Note 2:** The human body model is a 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor to each pin.

**Note 3:** Measured on a 4 layer 2" x 2" PCB with 1 oz. copper weight inner layers and 2 oz. outer layers.


**Typical Performance Characteristics** Unless otherwise specified:  $V_{VIN} = 12V$ ,  $V_{OUT} = 3.3V$ ,  $L = 4.7\mu H$ ,  $f_{SW} = 750kHz$ ,  $C_{SS} = 100nF$ ,  $T_A = 25^{\circ}C$  for efficiency curves, loop gain plots and waveforms, and  $T_J = 25^{\circ}C$  for all others.




30051603




30051604




30051685




30051605




30051606




30051607




30051686



30051608




30051609




30051610

### PGOOD Output Low Level Voltage vs. $I_{PGOOD}$




30051619

### Enable Threshold and Hysteresis vs. Temperature




30051621

### UVLO Threshold and Hysteresis vs. Temperature




30051695

### Enable Current vs. Temperature




30051622

**Clock Synchronization**




30051680

**High-Side FET Resistance vs. Temperature**




30051655

**Low-Side FET Resistance vs. Temperature**




30051657

**Load Transient Response**




30051656

**Peak Current Limit vs. Temperature**




30051658

**Startup with prebiased output**




30051679

Startup with  $C_{SS} = 0$




30051659

Startup with  $C_{SS} = 100$  nF



30051660


Startup with applied Track Signal



30051681



# Block Diagram



30051623

## Operation Description

### GENERAL

The LM20333 switching regulator features all of the functions necessary to implement an efficient buck regulator using a minimum number of external components. This easy to use regulator features two integrated switches and is capable of supplying up to 3A of continuous output current. The regulator utilizes peak current mode control with nonlinear slope compensation to optimize stability and transient response over the entire output voltage range. Peak current mode control also provides inherent line feed-forward, cycle-by-cycle current limiting and easy loop compensation. The switching frequency can be synchronized to an external oscillator over the range of 250 kHz to 1.5 MHz. The SYNC function allows the device to operate at high switching frequencies minimizing the size of the inductor while still achieving efficiencies as high as 94%. The precision internal voltage reference allows the output to be set as low as 0.8V. Fault protection features include: current limiting, thermal shutdown, over voltage protection, and shutdown capability. The device is available in the eTSSOP-20 package featuring an exposed pad to aid thermal dissipation. The typical application circuit for the LM20333 is shown in *Figure 1* in the design guide.

### PRECISION ENABLE

The enable (EN) pin allows the output of the device to be enabled or disabled with an external control signal. This pin is a precision analog input that enables the device when the voltage exceeds 1.25V (typical). The EN pin has 50 mV of hysteresis and will disable the output when the enable voltage falls below 1.2V (typical). If the EN pin is not used, it should be disconnected so the internal 2  $\mu$ A pull-up will default this function to the enabled condition. Since the enable pin has a precise turn-on threshold it can be used along with an external resistor divider network from  $V_{IN}$  to configure the device to turn-on at a precise input voltage. The precision enable circuitry will remain active even when the device is disabled.

### FREQUENCY SYNCHRONIZATION

The frequency synchronization pin (SYNC) allows the switching frequency of the device to be controlled with an external clock signal. This feature allows the user to synchronize multiple converters, avoiding undesirable frequency bands of operation.

The switching frequency of the device will synchronize to the rising edge of the clock source that is driving the SYNC pin. The logic low level for the input clock must be below 0.8V and the logic high level must exceed 2.0V to guarantee proper operation. The device will synchronize to frequencies from 250 kHz to 1.5 MHz. If the synchronization clock is removed or not present during startup, the oscillator of the device will run at approximately 200 kHz. If the SYNC pin is not used it should be connected to ground.

### PEAK CURRENT MODE CONTROL

In most cases, the peak current mode control architecture used in the LM20333 only requires two external components to achieve a stable design. The compensation can be selected to accommodate any capacitor type or value. The external compensation also allows the user to set the crossover frequency and optimize the transient performance of the device. For duty cycles above 50% all peak current mode control buck converters require the addition of an artificial ramp to avoid sub-harmonic oscillation. This artificial linear ramp is commonly referred to as slope compensation. What makes the

LM20333 unique is the amount of slope compensation will change depending on the output voltage. When operating at high output voltages the device will have more slope compensation than when operating at lower output voltages. This is accomplished in the LM20333 by using a non-linear parabolic ramp for the slope compensation. The parabolic slope compensation of the LM20333 is an improvement over the traditional linear slope compensation because it optimizes the stability of the device over the entire output voltage range.

### CURRENT LIMIT

The precise current limit enables the device to operate with smaller inductors that have lower saturation currents. When the peak inductor current reaches the current limit threshold, an over current event is triggered and the internal high-side FET turns off and the low-side FET turns on, allowing the inductor current to ramp down until the next switching cycle. For each sequential over-current event, the reference voltage is decremented and PWM pulses are skipped resulting in a current limit that does not aggressively fold back for brief over-current events, while at the same time providing frequency and voltage foldback protection during hard short circuit conditions.

### SOFT-START AND VOLTAGE TRACKING

The SS/TRK pin is a dual function pin that can be used to set the startup time or track an external voltage source. The start-up or soft-start time can be adjusted by connecting a capacitor from the SS/TRK pin to ground. The soft-start feature allows the regulator output to gradually reach the steady state operating point, thus reducing stresses on the input supply and controlling startup current. If no soft-start capacitor is used the device defaults to the internal soft-start circuitry resulting in a startup time of approximately 1 ms. For applications that require a monotonic startup or utilize the PGOOD pin, an external soft-start capacitor is recommended. The SS/TRK pin can also be set to track an external voltage source. The tracking behavior can be adjusted by two external resistors connected to the SS/TRK pin as shown in *Figure 6* in the design guide.

### PRE-BIAS STARTUP CAPABILITY

The LM20333 is in a pre-biased state when it starts up with an output voltage greater than zero. This often occurs in many multi-rail applications such as when powering an FPGA, ASIC, or DSP. In these applications the output can be pre-biased through parasitic conduction paths from one supply rail to another. Even though the LM20333 is a synchronous converter, it will not pull the output low when a pre-bias condition exists. During start up the LM20333 will not sink current until the soft-start voltage exceeds the voltage on the FB pin. Since the device cannot sink current, it protects the load from damage that might otherwise occur if current is conducted through the parasitic paths of the load.

### POWER GOOD AND OVER VOLTAGE FAULT HANDLING

The LM20333 has built in under and over voltage comparators that control the power switches. Whenever there is an excursion in output voltage above the set OVP threshold, the part will terminate the present on-pulse, turn-on the low-side FET, and pull the PGOOD pin low. The low-side FET will remain on until either the FB voltage falls back into regulation or the negative current limit is triggered which in turn tri-states the FETs. If the output reaches the UVP threshold the part will continue switching and the PGOOD pin will be deasserted and go low. Typical values for the PGOOD resistor are on the order of 100 k $\Omega$  or less. To avoid false tripping during transient

glitches the PGOOD pin has 20  $\mu$ s of built in deglitch time to both rising and falling edges.

### UVLO

The LM20333 has an internal under-voltage lockout protection circuit that keeps the device from switching until the input voltage reaches 4.25V (typical). The UVLO threshold has 350 mV of hysteresis that keeps the device from responding to power-on glitches during start up. If desired the turn-on point of the supply can be changed by using the precision enable pin and a resistor divider network connected to  $V_{IN}$  as shown in *Figure 5* in the design guide.

### THERMAL PROTECTION

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated, typically at 170°C, the LM20333 tri-states the power FETs and resets soft-start. After the junction cools to approximately 150°C, the part starts up using the normal start up routine. This feature is provided to prevent catastrophic failures from accidental device overheating.

## Design Guide

This section walks the designer through the steps necessary to select the external components to build a fully functional power supply. As with any DC-DC converter numerous trade-offs are possible to optimize the design for efficiency, size, or performance. These will be taken into account and highlighted throughout this discussion. To facilitate component selection discussions the circuit shown in *Figure 1* below may be used as a reference. Unless otherwise indicated all formulas assume units of amps (A) for current, farads (F) for capacitance, henries (H) for inductance and volts (V) for voltages.




FIGURE 1. Typical Application Circuit

The first equation to calculate for any buck converter is duty-cycle. Ignoring conduction losses associated with the FETs and parasitic resistances it can be approximated by:

$$D = \frac{V_{OUT}}{V_{IN}}$$

### INDUCTOR SELECTION (L)

The inductor value is determined based on the operating frequency, load current, ripple current and duty cycle.

The inductor selected should have a saturation current rating greater than the peak current limit of the device. Keep in mind the specified current limit does not account for delay of the current limit comparator, therefore the current limit in the ap-

plication may be higher than the specified value. To optimize the performance and prevent the device from entering current limit at maximum load, the inductance is typically selected such that the ripple current,  $\Delta i_L$ , is not greater than 30% of the rated output current. *Figure 2* illustrates the switch and inductor ripple current waveforms. Once the input voltage, output voltage, operating frequency and desired ripple current are known, the minimum value for the inductor can be calculated by the formula shown below:

$$L_{MIN} = \frac{(V_{IN} - V_{OUT}) \times D}{\Delta i_L \times f_{SW}}$$




FIGURE 2. Switch and Inductor Current Waveforms

If needed, slightly smaller value inductors can be used, however, the peak inductor current,  $I_{OUT} + \Delta i_L/2$ , should be kept below the peak current limit of the device. In general, the inductor ripple current,  $\Delta i_L$ , should be more than 10% of the rated output current to provide adequate current sense information for the current mode control loop. If the ripple current in the inductor is too low, the control loop will not have sufficient current sense information and can be prone to instability.

### OUTPUT CAPACITOR SELECTION ( $C_{OUT}$ )

The output capacitor,  $C_{OUT}$ , filters the inductor ripple current and provides a source of charge for transient load conditions. A wide range of output capacitors may be used with the LM20333 that provide excellent performance. The best performance is typically obtained using ceramic, SP or OSCON type chemistries. Typical trade-offs are that the ceramic capacitor provides extremely low ESR to reduce the output ripple voltage and noise spikes, while the SP and OSCON capacitors provide a large bulk capacitance in a small volume for transient loading conditions.

When selecting the value for the output capacitor, the two performance characteristics to consider are the output voltage ripple and transient response. The output voltage ripple can be approximated by using the following formula:

$$\Delta V_{OUT} = \Delta i_L \times \left[ R_{ESR} + \frac{1}{8 \times f_{SW} \times C_{OUT}} \right]$$

where,  $\Delta V_{OUT}$  (V) is the amount of peak to peak voltage ripple at the power supply output,  $R_{ESR}$  ( $\Omega$ ) is the series resistance of the output capacitor,  $f_{SW}$  (Hz) is the switching frequency, and  $C_{OUT}$  (F) is the output capacitance used in the design. The amount of output ripple that can be tolerated is application specific; however a general recommendation is to keep

the output ripple less than 1% of the rated output voltage. Keep in mind ceramic capacitors are sometimes preferred because they have very low ESR; however, depending on package and voltage rating of the capacitor the value of the capacitance can drop significantly with applied voltage. The output capacitor selection will also affect the output voltage droop during a load transient. The peak droop on the output voltage during a load transient is dependent on many factors; however, an approximation of the transient droop ignoring loop bandwidth can be obtained using the following equation:

$$V_{\text{DROOP}} = \Delta I_{\text{OUTSTEP}} \times R_{\text{ESR}} + \frac{L \times \Delta I_{\text{OUTSTEP}}^2}{C_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}$$

where,  $C_{\text{OUT}}$  (F) is the minimum required output capacitance,  $L$  (H) is the value of the inductor,  $V_{\text{DROOP}}$  (V) is the output voltage drop ignoring loop bandwidth considerations,  $\Delta I_{\text{OUTSTEP}}$  (A) is the load step change,  $R_{\text{ESR}}$  ( $\Omega$ ) is the output capacitor ESR,  $V_{\text{IN}}$  (V) is the input voltage, and  $V_{\text{OUT}}$  (V) is the set regulator output voltage. Both the tolerance and voltage coefficient of the capacitor should be examined when designing for a specific output ripple or transient droop target.

### INPUT CAPACITOR SELECTION

Good quality input capacitors are necessary to limit the ripple voltage at the VIN pin while supplying most of the switch current during the on-time. In general it is recommended to use a ceramic capacitor for the input as they provide both a low impedance and small footprint. One important note is to use a good dielectric for the ceramic capacitor such as X5R or X7R. These provide better over temperature performance and also minimize the DC voltage derating that occurs on Y5V capacitors. The input capacitors  $C_{\text{IN1}}$  and  $C_{\text{IN2}}$  should be placed as close as possible to the VIN and GND pins on both sides of the device.

Non-ceramic input capacitors should be selected for RMS current rating and minimum ripple voltage. A good approximation for the required ripple current rating is given by the relationship:

$$I_{\text{IN-RMS}} = I_{\text{OUT}} \sqrt{D(1-D)}$$

As indicated by the RMS ripple current equation, highest requirement for RMS current rating occurs at 50% duty cycle. For this case, the RMS ripple current rating of the input capacitor should be greater than half the output current. For best performance, low ESR ceramic capacitors should be placed in parallel with higher capacitance capacitors to provide the best input filtering for the device.

### SETTING THE OUTPUT VOLTAGE ( $R_{\text{FB1}}$ , $R_{\text{FB2}}$ )

The resistors  $R_{\text{FB1}}$  and  $R_{\text{FB2}}$  are selected to set the output voltage for the device. provides suggestions for  $R_{\text{FB1}}$  and  $R_{\text{FB2}}$  for common output voltages.

**TABLE 1. Suggested Values for  $R_{\text{FB1}}$  and  $R_{\text{FB2}}$**

$R_{\text{FB1}}$ (k $\Omega$ )	$R_{\text{FB2}}$ (k $\Omega$ )	$V_{\text{OUT}}$
short	open	0.8
4.99	10	1.2
8.87	10.2	1.5
12.7	10.2	1.8
21.5	10.2	2.5
31.6	10.2	3.3
52.3	10	5.0

If different output voltages are required,  $R_{\text{FB2}}$  should be selected to be between 4.99 k $\Omega$  to 49.9 k $\Omega$  and  $R_{\text{FB1}}$  can be calculated using the equation below.

$$R_{\text{FB1}} = \left( \frac{V_{\text{OUT}}}{0.8} - 1 \right) \times R_{\text{FB2}}$$


### LOOP COMPENSATION ( $R_{\text{C1}}$ , $C_{\text{C1}}$ )

The purpose of loop compensation is to meet static and dynamic performance requirements while maintaining adequate stability. Optimal loop compensation depends on the output capacitor, inductor, load and the device itself. Table 2 below gives values for the compensation network that will result in a stable system when using a 150  $\mu\text{F}$ , 6.3V POSCAP output capacitor (6TPB150MAZB).

**TABLE 2. Recommended Compensation for  $C_{\text{OUT}} = 150 \mu\text{F}$ ,  $I_{\text{OUT}} = 3\text{A}$ ,  $f_{\text{SW}} = 500\text{kHz}$**

$V_{\text{IN}}$	$V_{\text{OUT}}$	$L$ ( $\mu\text{H}$ )	$R_{\text{C}}$ (k $\Omega$ )	$C_{\text{C1}}$ (nF)
12	5	6.8	30.9	4.7
12	3.3	5.6	33.2	3.3
12	2.5	4.7	40.2	2.2
12	1.5	3.3	22.1	2.2
12	1.2	2.2	18.2	2.2
12	0.8	1.5	8.45	3.3
5	3.3	2.2	38.3	2.2
5	2.5	3.3	38.3	2.2
5	1.5	2.2	30.1	2.2
5	1.2	2	18.2	2.2
5	0.8	1.5	13	2.2

If the desired solution differs from the table above the loop transfer function should be analyzed to optimize the loop compensation. The overall loop transfer function is the product of the power stage and the feedback network transfer functions. For stability purposes, the objective is to have a loop gain slope that is -20dB/decade from a very low frequency to beyond the crossover frequency. *Figure 3* shows the transfer functions for power stage, feedback/compensation network, and the resulting compensated loop for the LM20333.




30051672

**FIGURE 3. LM20333 Loop Compensation**

The power stage transfer function is dictated by the modulator, output LC filter, and load; while the feedback transfer function is set by the feedback resistor ratio, error amp gain and external compensation network.

To achieve a -20dB/decade slope, the error amplifier zero, located at  $f_{Z(EA)}$ , should be positioned to cancel the output filter pole ( $f_{P(FIL)}$ ).

Compensation of the LM20333 is achieved by adding an RC network as shown in Figure 4 below.



30051645

**FIGURE 4. Compensation Network for LM20333**

A good starting value for  $C_{C1}$  for most applications is 2.2 nF. Once the value of  $C_{C1}$  is chosen the value of RC should be approximated using the equation below to cancel the output filter pole ( $f_{P(FIL)}$ ) as shown in Figure 3.

$$R_{C1} = \left[ \frac{C_{C1}}{C_{OUT}} \times \left[ \frac{I_{OUT}}{V_{OUT}} + \frac{2 \times D}{f_{SW} \times L} \right] \right]^{-1}$$

A higher crossover frequency can be obtained, usually at the expense of phase margin, by lowering the value of  $C_{C1}$  and recalculating the value of  $R_{C1}$ . Likewise, increasing  $C_{C1}$  and recalculating  $R_{C1}$  will provide additional phase margin at a lower crossover frequency. As with any attempt to compensate the LM20333 the stability of the system should be verified for desired transient droop and settling time.

For low duty cycle operation, when the on time of the switch node is less than 200ns, an additional capacitor ( $C_{C2}$ ) should be added from the COMP pin to AGND. The recommended value of this capacitor is 20pF. If low duty cycle jitter on the switch node is observed, the value of this capacitor can be increased to improve noise immunity; however, values much larger than 100pF will cause the pole  $f_{P2(EA)}$  to move to a lower frequency degrading loop stability.

**BOOT CAPACITOR ( $C_{BOOT}$ )**

The LM20333 integrates an N-channel buck switch and associated floating high voltage level shift / gate driver. This gate driver circuit works in conjunction with an internal diode and an external bootstrap capacitor. A 0.1  $\mu$ F ceramic capacitor, connected with short traces between the BOOT pin and SW pin, is recommended. During the off-time of the buck switch, the SW pin voltage is approximately 0V and the bootstrap capacitor is charged from VCC through the internal bootstrap diode.

**SUB-REGULATOR BYPASS CAPACITOR ( $C_{VCC}$ )**

The capacitor at the VCC pin provides noise filtering for the internal sub-regulator. The recommended value of  $C_{VCC}$  should be no smaller than 0.1  $\mu$ F and no greater than 1  $\mu$ F. The capacitor should be a good quality ceramic X5R or X7R capacitor. In general, a 1  $\mu$ F ceramic capacitor is recommended for most applications. The VCC regulator should not be used for other functions since it isn't protected against short circuit.

**SETTING THE START UP TIME ( $C_{SS}$ )**

The addition of a capacitor connected from the SS pin to ground sets the time at which the output voltage will reach the final regulated value. Larger values for  $C_{SS}$  will result in longer start up times. Table 3, shown below provides a list of soft start capacitors and the corresponding typical start up times.

**TABLE 3. Start Up Times for Different Soft-Start Capacitors**

Start Up Time (ms)	$C_{SS}$ (nF)
1	none
5	33
10	68
15	100
20	120

If different start up times are needed the equation shown below can be used to calculate the start up time.

$$t_{SS} = \frac{0.8V \times C_{SS}}{I_{SS}}$$


As shown above, the start up time is influenced by the value of the soft-start capacitor  $C_{SS}$  and the 4.5  $\mu$ A soft-start pin current  $I_{SS}$ .

While the soft-start capacitor can be sized to meet many start up requirements, there are limitations to its size. The soft-start

time can never be faster than 1 ms due to the internal default 1 ms start up time. When the device is enabled there is an approximate time interval of 50  $\mu$ s when the soft-start capacitor will be discharged just prior to the soft-start ramp. If the enable pin is rapidly pulsed or the soft-start capacitor is large there may not be enough time for  $C_{SS}$  to completely discharge resulting in start up times less than predicted. To aid in discharging of soft-start capacitor during long disable periods an external 1M $\Omega$  resistor from SS/TRK to ground can be used without greatly affecting the start up time.

#### USING PRECISION ENABLE AND POWER GOOD

The precision enable (EN) and power good (PGOOD) pins of the LM20333 can be used to address many sequencing requirements. The turn-on of the LM20333 can be controlled with the precision enable pin by using two external resistors as shown in *Figure 5*.



30051662

**FIGURE 5. Sequencing LM20333 with Precision Enable**

The value for resistor  $R_B$  can be selected by the user to control the current through the divider. Typically this resistor will be selected to be between 10 k $\Omega$  and 49.9 k $\Omega$ . Once the value for  $R_B$  is chosen the resistor  $R_A$  can be solved using the equation below to set the desired turn-on voltage.


$$R_A = \left( \frac{V_{TO}}{V_{IH\_EN}} - 1 \right) \times R_B$$

When designing for a specific turn-on threshold ( $V_{TO}$ ) the tolerance on the input supply, enable threshold ( $V_{IH\_EN}$ ), and external resistors need to be considered to ensure proper turn-on of the device.

The LM20333 features an open drain power good (PGOOD) pin to sequence external supplies or loads and to provide fault detection. This pin requires an external resistor ( $R_{PG}$ ) to pull PGOOD high when the output is within the PGOOD tolerance window. Typical values for this resistor range from 10 k $\Omega$  to 100 k $\Omega$ .

#### TRACKING AN EXTERNAL SUPPLY


By using a properly chosen resistor divider network connected to the SS/TRK pin, as shown in *Figure 6*, the output of the LM20333 can be configured to track an external voltage source to obtain a simultaneous or ratiometric start up.



30051661

**FIGURE 6. Tracking an External Supply**

Since the soft-start charging current  $I_{SS}$  is always present on the SS/TRK pin, the size of  $R_2$  should be less than 10 k $\Omega$  to minimize the errors in the tracking output. Once a value for  $R_2$  is selected the value for  $R_1$  can be calculated using appropriate equation in *Figure 7*, to give the desired start up. *Figure 6* shows two common start up sequences; the top waveform shows a simultaneous start up while the waveform at the bottom illustrates a ratiometric start up.



30051678

**FIGURE 7. Common Start Up Sequences**

A simultaneous start up is preferred when powering most FPGAs, DSPs, or other microprocessors. In these systems the higher voltage,  $V_{OUT1}$ , usually powers the I/O, and the lower voltage,  $V_{OUT2}$ , powers the core. A simultaneous start up provides a more robust power up for these applications since it avoids turning on any parasitic conduction paths that may exist between the core and the I/O pins of the processor.

The second most common power on behavior is known as a ratiometric start up. This start up is preferred in applications where both supplies need to be at the final value at the same time.

Similar to the soft-start function, the fastest start up possible is 1ms regardless of the rise time of the tracking voltage. When using the track feature the final voltage seen by the SS/TRACK pin should exceed 1V to provide sufficient overdrive and transient immunity.

### BENEFIT OF AN EXTERNAL SCHOTTKY

The LM20333 employs a 40ns dead time between conduction of the control and synchronous FETs in order to avoid the situation where both FETs simultaneously conduct, causing shoot-through current. During the dead time, the body diode of the synchronous FET acts as a free-wheeling diode and conducts the inductor current. The structure of the high voltage DMOS is optimized for high breakdown voltage, but this typically leads to inefficient body diode conduction due to the reverse recovery charge. The loss associated with the reverse recovery of the body diode of the synchronous FET manifests itself as a loss proportional to load current and switching frequency. The additional efficiency loss becomes apparent at higher input voltages and switching frequencies. One simple solution is to use a small 1A external Schottky diode between SW and GND as shown in Figure 14. The external Schottky diode effectively conducts all inductor current during the dead time, minimizing the current passing through the synchronous MOSFET body diode and eliminating reverse recovery losses.

The external Schottky conducts currents for a very small portion of the switching cycle, therefore the average current is low. An external Schottky rated for 1A will improve efficiency by several percent in some applications. A Schottky rated at a higher current will not significantly improve efficiency and may be worse due to the increased reverse capacitance. The forward voltage of the synchronous MOSFET body diode is approximately 700 mV, therefore an external Schottky with a forward voltage less than or equal to 700 mV should be selected to ensure the majority of the dead time current is carried by the Schottky.

### THERMAL CONSIDERATIONS

The thermal characteristics of the LM20333 are specified using the parameter  $\theta_{JA}$ , which relates the junction temperature to the ambient temperature. Although the value of  $\theta_{JA}$  is dependant on many variables, it still can be used to approximate the operating junction temperature of the device.

To obtain an estimate of the device junction temperature, one may use the following relationship:

$$T_J = P_D \times \theta_{JA} + T_A$$

and

$$P_D = P_{IN} \times (1 - \text{Efficiency}) - 1.1 \times (I_{OUT})^2 \times \text{DCR}$$

Where:

$T_J$  is the junction temperature in °C.

$P_{IN}$  is the input power in Watts ( $P_{IN} = V_{IN} \times I_{IN}$ ).

$\theta_{JA}$  is the junction to ambient thermal resistance for the LM20333.


$T_A$  is the ambient temperature in °C.

$I_{OUT}$  is the output load current.

DCR is the inductor series resistance.


It is important to always keep the operating junction temperature ( $T_J$ ) below 125°C for reliable operation. If the junction temperature exceeds 170°C the device will cycle in and out of thermal shutdown. If thermal shutdown occurs it is a sign of inadequate heatsinking or excessive power dissipation in the device.

Figure 8, Figure 9, Figure 10 and Figure 11 can be used as a guide to avoid exceeding the maximum junction temperature of 125°C provided an external 1A Schottky diode, such as Central Semiconductor's CMMSH1-40-NST, is used to improve reverse recovery losses.




30051690

FIGURE 8. Safe Thermal Operating Areas ( $I_{OUT} = 3A$ ,  $f_{SW} = 350kHz$ )




30051688

FIGURE 9. Safe Thermal Operating Areas ( $I_{OUT} = 3A$ ,  $f_{SW} = 500kHz$ )



30051689

**FIGURE 10. Safe Thermal Operating Areas ( $I_{OUT} = 3A$ ,  $f_{SW} = 750kHz$ )**




30051691

**FIGURE 11. Safe Thermal Operating Areas ( $I_{OUT} = 2.5A$ ,  $f_{SW} = 500kHz$ )**

The dashed lines in the figures above show an approximation of the minimum and maximum duty cycle limitations; while, the solid lines define areas of operation for a given ambient temperature. This data for the figure was derived assuming the device is operating at 3A continuous output current on a 4 layer PCB with a copper area greater than 4 square inches exhibiting a thermal characteristic less than 27 °C/W. Since the internal losses are dominated by the FETs a slight reduction in current by 500mA allows for much larger regions of operation, as shown in Figure 11.

Figure 12, shown below, provides a better approximation of the  $\theta_{JA}$  for a given PCB copper area. The PCB used in this test consisted of 4 layers: 1oz. copper was used for the internal layers while the external layers were plated to 2oz. copper weight. To provide an optimal thermal connection, a 5 x 4 array of 12 mil thermal vias located under the thermal pad was used to connect the 4 layers.



30051687

**FIGURE 12. Thermal Resistance vs PCB Area (4 Layer Board)**

### PCB LAYOUT CONSIDERATIONS

PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce, and resistive voltage loss in the traces. These can send erroneous signals to the DC-DC converter resulting in poor regulation or instability.

Good layout can be implemented by following a few simple design rules.


1. Minimize area of switched current loops. In a buck regulator there are two loops where currents are switched at high slew rates. The first loop starts from the input capacitor, to the regulator VIN pin, to the regulator SW pin, to the inductor then out to the output capacitor and load. The second loop starts from the output capacitor ground, to the regulator GND pins, to the inductor and then out to the load (see Figure 13). To minimize both loop areas the input capacitor should be placed as close as possible to the VIN pin. Grounding for both the input and output capacitor should consist of a small localized top side plane that connects to GND and the exposed pad (EP). The inductor should be placed as close as possible to the SW pin and output capacitor.
2. Minimize the copper area of the switch node. Since the LM20333 has the SW pins on opposite sides of the package it is recommended that the SW pins should be connected with a trace that runs around the package. The inductor should be placed at an equal distance from the SW pins using 100 mil wide traces to minimize capacitive and conductive losses.
3. Have a single point ground for all device grounds located under the EP. The ground connections for the compensation, feedback, and soft-start components should be connected together then routed to the EP pin of the device. The AGND pin should connect to GND under the EP. If not properly handled poor grounding can result in degraded load regulation or erratic switching behavior.
4. Minimize trace length to the FB pin. Since the feedback node can be high impedance the trace from the output resistor divider to FB pin should be as short as possible. This is most important when high value resistors are used to set the output voltage. The feedback trace should be routed away from the SW pin and inductor to avoid contaminating the feedback signal with switch noise.
5. Make input and output bus connections as wide as possible. This reduces any voltage drops on the input or output of



the converter and can improve efficiency. Voltage accuracy at the load is important so make sure feedback voltage sense is made at the load. Doing so will correct for voltage drops at the load and provide the best output accuracy.


6. Provide adequate device heatsinking. For most 3A designs a four layer board is recommended. Use as many vias as is possible to connect the EP to the power plane heatsink. For

best results use a 5x4 via array with a minimum via diameter of 12 mils. "Via tenting" with the solder mask may be necessary to prevent wicking of the solder paste applied to the EP. See the Thermal Considerations section to ensure enough copper heatsinking area is used to keep the junction temperature below 125°C.



30051646

**FIGURE 13. Schematic of LM20333 Highlighting Layout Sensitive Nodes**




30051644

FIGURE 14. Typical Application Schematic

**Bill of Materials ( $V_{IN} = 12V$ ,  $V_{OUT} = 3.3V$ ,  $I_{OUT} = 3A$ ,  $f_{SW} = 500kHz$ )**

ID	Qty	Part Number	Size	Description	Vendor
U1	1	LM20333MH	eTSSOP-20	IC, Switching Regulator	NSC
C1	1	C3225X5R1E226M	1210	22 $\mu$ F, X5R, 25V, 20%	TDK
C2, C3	2	GRM21BR61E475KA12L	0805	4.7 $\mu$ F, X5R, 25V, 10%	MuRata
C5, C6	1	C1608X7R1H104K	0603	100nF, X7R, 50V, 10%	TDK
C4	1	C1608X5R1A105K	0603	1 $\mu$ F, X7R, 10V, 10%	TDK
C7	1	C1608C0G1H100J	0603	10pF, C0G, 50V, 5%	TDK
C8	1	C1608C0G1H152J	0603	1.5nF, C0G, 50V, 5%	TDK
C9	1	6TPB150MAZB	B	150 $\mu$ F, POSCAP, 6.3V, 20%	Sanyo
D1	1	CMMSH1-40-NST	SOD123	Vr = 40V, Io = 1A, Vf = 0.55V	Central Semiconductor
L1	1	IHLP4040DZER5R6M01	IHLP4040	5.6 $\mu$ H, 0.018 Ohms, 16A	Vishay
R1, R4	2	CRCW06031002F	0603	10k $\Omega$ , 1%	Vishay
R2	1	CRCW06031502F	0603	15k $\Omega$ , 1%	Vishay
R3	1	CRCW06033092F	0603	30.9k $\Omega$ , 1%	Vishay

**Physical Dimensions** inches (millimeters) unless otherwise noted



**20-Lead eTSSOP Package**  
**NS Package Number MXA20A**

MXA20A (Rev C)

## Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	<a href="http://www.national.com/amplifiers">www.national.com/amplifiers</a>	WEBENCH	<a href="http://www.national.com/webench">www.national.com/webench</a>
Audio	<a href="http://www.national.com/audio">www.national.com/audio</a>	Analog University	<a href="http://www.national.com/AU">www.national.com/AU</a>
Clock Conditioners	<a href="http://www.national.com/timing">www.national.com/timing</a>	App Notes	<a href="http://www.national.com/appnotes">www.national.com/appnotes</a>
Data Converters	<a href="http://www.national.com/adc">www.national.com/adc</a>	Distributors	<a href="http://www.national.com/contacts">www.national.com/contacts</a>
Displays	<a href="http://www.national.com/displays">www.national.com/displays</a>	Green Compliance	<a href="http://www.national.com/quality/green">www.national.com/quality/green</a>
Ethernet	<a href="http://www.national.com/ethernet">www.national.com/ethernet</a>	Packaging	<a href="http://www.national.com/packaging">www.national.com/packaging</a>
Interface	<a href="http://www.national.com/interface">www.national.com/interface</a>	Quality and Reliability	<a href="http://www.national.com/quality">www.national.com/quality</a>
LVDS	<a href="http://www.national.com/lvds">www.national.com/lvds</a>	Reference Designs	<a href="http://www.national.com/refdesigns">www.national.com/refdesigns</a>
Power Management	<a href="http://www.national.com/power">www.national.com/power</a>	Feedback	<a href="http://www.national.com/feedback">www.national.com/feedback</a>
Switching Regulators	<a href="http://www.national.com/switchers">www.national.com/switchers</a>		
LDOs	<a href="http://www.national.com/lido">www.national.com/lido</a>		
LED Lighting	<a href="http://www.national.com/led">www.national.com/led</a>		
PowerWise	<a href="http://www.national.com/powerwise">www.national.com/powerwise</a>		
Serial Digital Interface (SDI)	<a href="http://www.national.com/sdi">www.national.com/sdi</a>		
Temperature Sensors	<a href="http://www.national.com/tempsensors">www.national.com/tempsensors</a>		
Wireless (PLL/VCO)	<a href="http://www.national.com/wireless">www.national.com/wireless</a>		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

### LIFE SUPPORT POLICY

**NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION.** As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at [www.national.com](http://www.national.com)



**National Semiconductor Americas Technical Support Center**  
Email: [support@nsc.com](mailto:support@nsc.com)  
Tel: 1-800-272-9959

**National Semiconductor Europe Technical Support Center**  
Email: [europe.support@nsc.com](mailto:europe.support@nsc.com)  
German Tel: +49 (0) 180 5010 771  
English Tel: +44 (0) 870 850 4288

**National Semiconductor Asia Pacific Technical Support Center**  
Email: [ap.support@nsc.com](mailto:ap.support@nsc.com)

**National Semiconductor Japan Technical Support Center**  
Email: [jpn.feedback@nsc.com](mailto:jpn.feedback@nsc.com)