LED7706

6-rows 30 mA LEDs driver with boost regulator for LCD panels backlight

Features

- Boost section
  - 4.5 V to 36 V input voltage range
  - Internal power MOSFET
  - Internal +5 V LDO for device supply
  - Up to 36 V output voltage
  - Constant frequency peak current-mode control
  - 250 kHz to 1 MHz adjustable switching frequency
  - External synchronization for multi-device application
  - Pulse-skip power saving mode at light load
  - Programmable soft-start
  - Programmable OVP protection
  - Stable with ceramic output capacitors
  - Thermal shutdown
- Backlight driver section
  - Six rows with 30 mA maximum current capability (adjustable)
  - Parallelable rows for higher current
  - Rows disable option
  - Less than 500 ns minimum dimming time (1 % minimum dimming duty-cycle at 20 kHz)
  - ±2 % current matching between rows
  - LED failure (open and short-circuit) detection

Applications

- LCD monitors and TV panels
- PDA panel backlight
- GPS panel backlight

VFQFPN-24 4x4

Description

The LED7706 consists of a high efficiency monolithic boost converter and six controlled current generators (rows) specifically designed to supply LED arrays used in the backlighting of LCD panels. The device can manage an output voltage up to 36 V (i.e. 10 white LEDs per row).

The generators can be externally programmed to sink up to 30 mA and can be dimmed via a PWM signal (1 % dimming duty-cycle at 20 kHz can be managed). The device allows to detect and manage the open and shorted LED faults and to let unused rows floating. Basic protections (Output Over-Voltage, internal MOSFET Over-Current and Thermal Shutdown) are provided.

Table 1.   Device summary

Order code	Package	Packaging
LED7706	VFQFPN-24 4x4 (exposed pad)	Tube
LED7706TR		Tape and reel

Contents

1 Typical application circuit

Figure 1.   Application circuit

2 Pin settings

2.1 Connections

Figure 2. Pin connection (through top view)

2.2 Pin description

Table 2. Pin functions

N°	Pin	Function
1	COMP	Error amplifier output. A simple RC series between this pin and ground is needed to compensate the loop of the boost regulator.
2	RILIM	Output generators current limit setting. The output current of the rows can be programmed connecting a resistor to SGND.
3	BILIM	Boost converter current limit setting. The internal MOSFET current limit can be programmed connecting a resistor to SGND.
4	FSW	Switching frequency selection and external sync input. A resistor to SGND is used to set the desired switching frequency. The pin can also be used as external synchronization input. See *Section 6.5 on page 16* for details.
5	MODE	Current generators fault management selector. It allows to detect and manage LEDs failures. See *Section 8.2 on page 25* for details.
6	AVCC	+5 V analog supply. Connect to LDO5 through a simple RC filter.
7	LDO5	Internal + 5V LDO output and power section supply. Bypass to SGND with a 1 µF ceramic capacitor.
8	VIN	Input voltage. Connect to the main supply rail.
9	SLOPE	Slope compensation setting. A resistor between the output of the boost converter and this pin is needed to avoid sub-harmonic instability. Refer to *Section 6.6 on page 17* for details.
10	SGND	Signal ground. Supply return for the analog circuitry and the current generators.
11	ROW1	Row driver output #1.
12	ROW2	Row driver output #2.
13	ROW3	Row driver output #3.
14	ROW4	Row driver output #4.
15	ROW5	Row driver output #5.
16	ROW6	Row driver output #6.
17	PGND	Power ground. Source of the internal Power MOSFET.
18	OVSEL	Over-voltage selection. Used to set the desired OV threshold by an external divider. See *Section 6.4 on page 15* for details.
19	LX	Switching node. Drain of the internal Power MOSFET.
20	DIM	Dimming input. Used to externally set the brightness by using a PWM signal.
21	EN	Enable input. When low, the device is turned off. If tied high or left open, the device is turned on and a soft-start sequence takes place.
22		Fault signal output. Open drain output. The pin goes low when a fault condition is detected (see *Section 8.1 on page 25* for details).
23	SYNC	Synchronization output. Used as external synchronization output.
24	SS	Soft-start. Connect a capacitor to SGND to set the desired soft-start duration.

3 Electrical data

3.1 Maximum rating

Table 3. Absolute maximum ratings [1]

Symbol	Parameter	Value	Unit
V_{AVCC}	AVCC to SGND	-0.3 to 6	V
V_{LDO5}	LDO5 to SGND	-0.3 to 6	
	PGND to SGND	-0.3 to 0.3	
V_{IN}	VIN to PGND	-0.3 to 40	
V_{LX}	LX to SGND	-0.3 to 40	
	LX to PGND	-0.3 to 40	
	RILIM, BILIM, SYNC, OVSEL, SS to SGND	-0.3 to V_{AVCC} + 0.3	
	EN, DIM, SW, MODE, FAULT to SGND	-0.3 to 6	
	rowx to PGND/ SGND	-0.3 to 40	
	SLOPE to VIN	V_{IN} - 0.3 to V_{IN} + 6	
	SLOPE to SGND	-0.3 to 40	
	Maximum LX RMS current	2.0	A
P_{TOT}	Power dissipation @ T_A = 25 °C	2.3	W
	Maximum withstanding voltage range test condition: CDF-AEC-Q100-002- "Human Body Model" acceptance criteria: "Normal Performance"	±2000	V

1. Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

3.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Value	Unit
R_{thJA}	Thermal resistance junction to ambient	42	°C/W
T_{STG}	Storage temperature range	-20 to 125	°C
T_J	Junction operating temperature range	-50 to 150	°C

3.3 Recommended operating conditions

Table 5.   Recommended operating conditions

Symbol	Parameter	Value		Unit
		Min	**Max**	
V_{IN}	Input voltage range	4.5	36	V
V_{BST}	Boost section output voltage		36	
	F_{SW} sync input Duty-Cycle		40	%
f_{SW}	Switching frequency	250	1000	kHz
I_{rowx}	rows output current	5	30	mA

4 Electrical characteristics

Table 6. **Electrical characteristics**
(V_{IN} = 12 V; T_A = 0 °C to 85 °C and LDO5 connected to AVCC if not otherwise specified)

Symbol	Parameter	Test condition	Min	Typ	Max	Unit
Supply section						
V_{LDO5}	LDO output and IC supply voltage	EN High	4.4	5	5.5	V
V_{AVCC}		I_{LDO5} = 0 mA				
$I_{IN,Q}$	Operating quiescent current	R_{RILIM} = 51 kΩ, R_{BILIM} = 220 kΩ, R_{SLOPE} = 680 kΩ DIM tied to SGND.		1		mA
$I_{IN,SHDN}$	Operating current in shutdown	EN low		20	30	μA
$V_{UVLO,ON}$	LDO5 Under Voltage Lock Out upper threshold			3.8	4.0	V
$V_{UVLO,OFF}$	LDO5 Under Voltage Lock Out lower threshold		3.3	3.6		
LDO linear regulator						
	Line regulation	6 V ≤ V_{IN} ≤ 28 V, I_{LDO5} = 30 mA			25	mV
	LDO dropout voltage	V_{IN} = 4.3 V, I_{LDO5} = 10 mA		80	120	
	LDO maximum output current	V_{LDO5} > $V_{UVLO,ON}$	25	40	60	mA
		V_{LDO5} < $V_{UVLO,OFF}$		20	30	
Boost section						
$t_{ON,min}$	Minimum switching on-time				200	ns
f_{SW}	Default switching frequency	FSW connected to AVCC	570	660	750	kHz
	Minimum FSW sync frequency			210		mV
	FSW sync input threshold		240	300		
	FSW sync input hysteresis			20		
	FSW sync min ON time				270	ns
	SYNC output Duty-Cycle	FSW connected to AVCC (Internal oscillator selected)		34	40	%
	SYNC output high level	I_{SYNC} = 10 μA	V_{AVCC} -20V			mV
	SYNC output low level	I_{SYNC} = -10 μA			20	
Power switch						
K_B	LX current coefficient	R_{BILIM} = 600 kΩ	5E5	6E5	7E5	V
R_{DSon}	Internal MOSFET on-resistance			280	500	mΩ

Table 6. Electrical characteristics (continued)
(V$_{IN}$ = 12 V; T$_A$ = 0 °C to 85 °C and LDO5 connected to AVCC if not otherwise specified)

Symbol	Parameter	Test condition	Min	Typ	Max	Unit
OC and OV protections						
V$_{TH,OVP}$	Over voltage protection reference threshold (OVSEL)		1.190	1.234	1.280	V
V$_{TH,FRD}$	Floating channel detection threshold		1.100	1.145	1.190	
ΔV$_{OVP,FRD}$	Voltage gap between OVP and FRD thresholds			90		mV
Soft-start and power management						
	EN, Turn-On level threshold			1.4	1.6	V
	EN, Turn-off level threshold		0.8	1.0		
	DIM, high level threshold			1.15	1.3	
	DIM, low level threshold		0.8	1.09		
	EN, pull-up current			2.5		μA
	SS, charge current		4	5	6	
	SS, end-of-startup threshold		2.0	2.4	2.8	V
	SS, reduced switching frequency release threshold			0.8		
Current generators section						
T$_{DIM-ON,min}$	Minimum dimming on-time	R$_{RILIM}$ = 51 kΩ K$_R$ = 987 I$_{rowx,nom}$ = K$_R$/R$_{RILIM}$		500		ns
fI$_{rowx,1}$	rows current accuracy [1]				±2.0	%
fI$_{rowx,2}$	rows current mismatch[2]				+4.0	
V$_{IFB}$	Feedback regulation voltage			400		mV
V$_{rowx,FAULT}$	Shorted LED fault detection threshold	MODE tied to SGND		3.4		V
		MODE connected to AVCC		6.0		
T$_{MASK}$	LED short circuit detection masking time			100		μs
V$_{FAULT,LOW}$	FAULT pin Low-Level voltage	I$_{FAULT,SINK}$ = 4 mA		200	350	mV
Thermal shutdown						
T$_{SHDN}$	Thermal shutdown turn-off temperature			150		°C
	Thermal shutdown hysteresis			30		

1. Current accuracy calculated as ΔI$_{rowx,1}$ = (I$_{rowx}$-I$_{rowx,NOM}$) / I$_{rowx,NOM}$

2. Current Mismatch calculated as ΔI$_{rowx,2}$ = |I$_{rowx}$-I$_{rowy}$| / I$_{rowx,NOM}$

5   Block diagram

Figure 3.   Functional and block diagram

6 Operation description - boost section

6.1 Functional description

The LED7706 is a monolithic LEDs driver for the backlight of LCD panels and it consists of a boost converter and six PWM-dimmable current generators.

The boost section is based on a constant switching frequency, Peak Current-Mode architecture. The boost output voltage is controlled such that the lowest row's voltage, referred to SGND, is equal to an internal reference voltage (400 mV typ.). The input voltage range is from 4.5 V up to the output voltage. In addition, the LED7706 has an internal LDO that supplies the internal circuitry of the device and is capable to deliver up to 40 mA. The input of the LDO is the VIN pin.

The LDO5 pin is the LDO output and the supply for the Power MOSFET driver at the same time. The AVCC pin is the supply for the analog circuitry and should be connected to the LDO output through a simple RC filter.

Figure 4. AVCC filtering

Two loops are involved in regulating the current sunk by the generators.

The main loop is related to the boost regulator and uses a constant frequency Peak Current-Mode architecture (see *Table 7*), while an internal current loop regulates the same current at each row according to the set value (RILIM pin).

A dedicated circuit automatically selects the lowest voltage drop among all the rows and provides this voltage the main loop that, in turn, regulates the output voltage. In fact, once the reference generator has been detected, the error amplifier compares its voltage drop to the internal reference voltage and varies the COMP output. The voltage at the COMP pin determines the inductor peak current at each switching cycle. The output voltage of the boost regulator is thus determined by the total forward voltage of the LEDs strings:

Equation 1

$$V_{OUT} = \max_{i=1}^{N_{ROWS}} \left(\sum_{j=1}^{m_{LEDS}} V_{F,j} \right) + 400mV$$

where the first term represents the highest total forward voltage drop over N active rows and the second is the voltage drop across the leading generator (400 mV typ.).

The device continues to monitor the voltage drop across all the rows and automatically switches to the current generator having the lowest voltage drop.

6.2 Enable function

The LED7706 is enabled by the EN pin. This pin is active high and, when forced to SGND, the device is turned off. This pin is connected to a permanently active 2.5 μA current source; when sudden device turn-on at power-up is required, this pin must be left floating or connected to a delay capacitor. When turned off, the LED7706 quickly discharges the soft-start capacitor and turns off the Power MOSFET, the current generators and the LDO. The power consumption is thus reduced to 20 μA only.

In applications where the dimming signal is used to turn on and off the device, the EN pin can be connected to the DIM pin as shown in *Figure 5*.

Figure 5.   External sync waveforms

6.3 Soft-start

The soft-start function is required to perform a correct start-up of the system, controlling the inrush current required to charge the output capacitor and to avoid output voltage overshoot. The soft-start duration is set connecting an external capacitor between the SS pin and ground. This capacitor is charged with a 5 μA constant current, forcing the voltage on the SS pin to ramp up. When this voltage increases from zero to nearly 1.2 V, the current limit of the Power MOSFET is proportionally released to its final value. In addition, the switching frequency of the boost converter is reduced to half of the nominal value to avoid the saturation of the inductor due to current runaway; the nominal switching frequency is restored after the SS pin voltage has crossed 0.8 V.

Figure 6.   Soft-start sequence waveforms in case of floating rows

During the soft-start phase is also performed the floating rows detection. In presence of one or more floating rows, the error amplifier is unbalanced and the output voltage increases; when it reaches the Floating row Detection (FRD) threshold (95 % of the OVP threshold), the floating rows are managed according to *Table 7* (see *Section 8 on page 25*). After the SS voltage reaches a 2.4 V threshold, the start-up finishes and all the protections turn active. The soft-start capacitor C_{SS} can be calculated according equation 2.

Equation 2

$$C_{SS} \cong \frac{I_{SS} \cdot t_{SS}}{2.4}$$

Where I_{SS} = 5 μA and t_{SS} is the desired soft-start duration.

6.4 Over voltage protection

An adjustable Over-Voltage Protection is available. It can be set feeding the OVSEL pin with a partition of the output voltage. The voltage of the central tap of the divider is thus compared to a fixed 1.234 V threshold. When the voltage on the OVSEL pin exceeds the OV threshold, the FAULT pin is tied low (see *Section 8 on page 25*) and the device is turned off; this condition is latched and the LED7706 is restarted by toggling the EN pin or by performing a Power-On Reset (the POR occurs when the LDO output falls below the lower UVLO threshold and subsequently crosses the upper UVLO threshold during the rising phase of the input voltage). Normally, the value of the high-side resistors of the divider must be chosen as high as possible (but lower than 1 MΩ) to reduce the output capacitor discharge when the boost converter is off (during the off phase of the dimming cycle). The R2/R1 ratio is calculated to trigger the OVP circuitry as soon as the output voltage is 2 V higher than the maximum value for a given LED string (see equation 3). Two additional filtering capacitors, C_{10} and C_{13}, may be required to improve noise rejection at the OVSEL pin, as shown in *Figure 7*. The typical value for C_{10} is in the 100 pF-330 pF range, while the C_{13} value is given by equation 4.

Equation 3

$$R_2 = R_1 \cdot \frac{1.234V}{(V_{OUT,OVP} + 2V - 1.234V)}$$

Equation 4

$$C_{13} = 2 \cdot C_{10} \frac{R_2}{R_1}$$

Figure 7.   OVP threshold setting

6.5 Switching frequency selection and synchronization

The switching frequency of the boost converter can be set in the 250 kHz-1 MHz range by connecting the FSW pin to ground through a resistor. Calculation of the setting resistor is made using equation 5 and should not exceed the 100 kΩ-400 kΩ range.

Equation 5

$$R_{FSW} = \frac{F_{SW}}{2.5}$$

In addition, when the FSW pin is tied to AVCC, the LED7706 uses a default 660 kHz fixed switching frequency, allowing to save a resistor in minimum component-count applications.

The FSW pin can also be used as synchronization input, allowing the LED7706 to operate both as master or slave device. If a clock signal with a 220 kHz minimum frequency is applied to this pin, the device locks synchronized (270 mV threshold). An Internal time-out allows synchronization as long as the external clock frequency is greater than 220kHz. Keeping the FSW pin voltage lower than 270 mV for more than 6 μs results in device turned off. Normal operation is resumed as soon as FSW rises above the mentioned threshold and the soft-start sequence is repeated. The SYNC pin is a synchronization output and provides a 35 % (typ.) duty-cycle clock when the LED7706 is used as master or a replica of the FSW pin when used as slave. It is used to connect multiple devices in a daisy-chain configuration or to synchronize other switching converters running in the system with the LED7706 (master operation).

Figure 8.   Multiple device synchronization

When an external synchronization clock is applied to the FSW pin, the internal oscillator is overdriven: each switching cycle begins at the rising edge of clock, while the slope compensation ramp starts at the falling edge of the same signal. Thus, the external synchronization clock is required to have a 40 % maximum duty-cycle when the boost converter is working in Continuous-Conduction Mode (CCM). The minimum pulse width which allows the synchronizing pulses to be detected is 270 ns.

Figure 9. External sync waveforms

6.6 System stability

The boost section of the LED7706 is a Fixed Frequency, Current-Mode converter. During normal operation, a minimum voltage selection circuit compares all the voltage drops across the active current generators and provides the minimum one to the error amplifier. The output voltage of the error amplifier determines the inductor peak current in order to keep its inverting input equal to the reference voltage (270 mV typ). The compensation network consists of a simple RC series (R_{COMP} - C_{COMP}) between the COMP pin and ground.

The calculation of R_{COMP} and C_{COMP} is fundamental to achieve optimal loop stability and dynamic performance of the boost converter and is strictly related to the operating conditions.

6.6.1 Loop compensation

The compensation network can be quickly calculated using equations 6 through 10. Once both R_{COMP} and C_{COMP} have been determined, a fine-tuning phase may be required in order to get the optimal dynamic performance from the application.

The first parameter to be fixed is the switching frequency. Normally, a high switching frequency allows reducing the size of the inductor but increases the switching losses and negatively affects the dynamic response of the converter. For most of applications, the fixed value (660 kHz) represents a good trade-off between power dissipation and dynamic response, allowing to save an external resistor at the same time. In low-profile applications, the inductor value is often kept low to reduce the number of turns; an inductor value in the 4.7 µH-15 µH range is a good starting choice.

Even if the loop bandwidth of the boost converter should be chosen as large as possible, it should be set to 20 % of the switching frequency, taking care not to exceed the CCM-mode Right Half-Plane Zero (RHPZ).

Equation 6

$$f_U \leq 0.2 \cdot F_{SW}$$

Equation 7

$$f_U \leq 0.2 \cdot \frac{M^2 R}{2\pi \cdot L} = 0.2 \cdot \frac{\left(\dfrac{V_{IN,min}}{V_{OUT}}\right)^2 \left(\dfrac{V_{OUT}}{I_{OUT}}\right)}{2\pi \cdot L}$$

Where $V_{IN,min}$ is the minimum input voltage and I_{OUT} is the overall output current.

Note: *The lower the inductor value (and the lower the switching frequency), the higher the bandwidth can be achieved. The output capacitor is directly involved in the loop of the boost converter and must be large enough to avoid excessive output voltage drop in case of a sudden line transition from the maximum to the minimum input voltages (ΔV_{OUT} should not exceed 50-100 mV):*

Equation 8

$$\Delta V_{OUT} = \frac{I_{OUT}}{2\pi \cdot f_U \cdot C}\left(1 - \frac{V_{IN\_MIN}}{V_{IN\_MAX}}\right)$$

Once the output capacitor has been chosen, the R_{COMP} can be calculated as:

Equation 9

$$R_{COMP} = \frac{2\pi \cdot f_U \cdot C}{G_M \cdot g_{EA} \cdot M}$$

Where G_M=2.7 S and g_{EA}=375 μS

Equation 10 places the loop bandwidth at f_U. Then, the C_{COMP} capacitor is determined to place the frequency of the compensation zero 5 times lower than the loop bandwidth:

Equation 10

$$C_{COMP} = \frac{1}{2\pi \cdot f_Z \cdot R_{COMP}}$$

Where f_Z=f_U/5.

The close loop gain function (G_{LOOP}) is thus given by equation 11:

Equation 11

$$G_{LOOP} = G_M \cdot g_{EA} \cdot \left(R_{COMP} + \frac{1}{sC_{COMP}}\right) \cdot RM \frac{1 - s\dfrac{L}{M^2 R}}{1 + sRC}$$

A simple technique to optimize different applications is to replace R_{COMP} with a 20 kΩ trimmer and adjust its value to properly damp the output transient response. Insufficient

damping will result in excessive ringing at the output and poor phase margin. *Figure 10* a and 10 b give an example of compensation adjustment for a typical application.

Figure 10.   Poor phase margin (a) and properly damped (b) load transient response

**Figure 11.   Load transient response measurement set-up**

6.6.2   Slope compensation

The constant frequency, Peak Current-Mode topology has the advantage of very easy loop compensation with output ceramic caps (reduced cost and size of the application) and fast transient response. In addition, the intrinsic peak-current measurement simplifies the current limit protection, avoiding undesired saturation of the inductor.

On the other side, this topology has a drawback: there is an inherent open loop instability when operating with a duty-ratio greater than 0.5. This phenomenon is known as "Sub-Harmonic Instability" and can be avoided by adding an external ramp to the one coming from the sensed current. This compensating technique, based on the additional ramp, is called "Slope Compensation". In *Figure 13*, where the switching duty-cycle is higher than 0.5, the small perturbation $\ddot{A}I_L$ dies away in subsequent cycles thanks to the slope compensation and the system reverts to a stable situation.

Figure 12.   Main loop and current loop diagram

The SLOPE pin allows to properly set the amount of slope compensation connecting a simple resistor R_{SLOPE} between the SLOPE pin and the output. The compensation ramp starts at 35 % (typ.) of each switching period and its slope is given by the following equation:

Equation 12

$$S_E = K_{SLOPE}\left(\frac{V_{OUT} - V_{IN} - V_{BE}}{R_{SLOPE}}\right)$$

Where $K_{SLOPE} = 5.8 \times 10^{10} S^{-1}$, $V_{BE} = 2$ V (typ.) and S_E is the slope ramp in [A/s].

To avoi-d sub-harmonic instability, the compensating slope should be at least half the slope of the inductor current during the off-phase for a duty-cycle greater than 50 % (i.e. at the lowest input voltage). The value of R_{SLOPE} can be calculated according to equation 13.

Equation 13

$$R_{SLOPE} \leq \frac{2 \cdot K_{SLOPE} \cdot L \cdot (V_{OUT} - V_{IN} - V_{BE})}{(V_{OUT} - V_{IN})}$$

Figure 13.   Effect of slope compensation on small inductor current perturbation (D > 0.5)

6.7   Boost current limit

The design of the external components, especially the inductor and the flywheel diode, must be optimized in terms of size relying on the programmable peak current limit. The LED7706 improves the reliability of the final application giving the way to limit the maximum current flowing into the critical components. A simple resistor connected between the BILIM pin and ground sets the desired value. The voltage at the BILIM pin is internally fixed to 1.23 V and the current limit is proportional to the current flowing through the setting resistor, according to the following equation:

Equation 14

$$I_{BOOST,PEAK} = \frac{K_B}{R_{BILIM}}$$

where

$$K_B = 6 \cdot 10^5 \, V$$

The maximum allowed current limit is 5 A, resulting in a minimum setting resistor R_{BILIM} > 120 kΩ. The maximum guaranteed RMS current in the power switch is 2 Arms. The current limitation works by clamping the COMP pin voltage proportionally to R_{BILIM}. Peak inductor current is limited to the above threshold decreased by the slope compensation contribution.

In a boost converter the r.m.s. current through the internal MOSFET depends on both the input and output voltages, according to equations 15 a (DCM) and 15 b (CCM).

Equation 15 a

$$I_{MOS,rms} = \frac{V_{IN} \cdot D}{F_{SW} \cdot L} \sqrt{\frac{D}{3}}$$

Equation 15 b

$$I_{MOS,rms} = I_{OUT} \sqrt{\left(\frac{D}{(1-D)^2} + \frac{1}{12}\left(\frac{V_{OUT}}{I_{OUT} \cdot f_{SW} \cdot L}\right)^2 \left(D(1-D)\right)^3\right)}$$

6.8 Thermal protection

In order to avoid damage due to high junction temperature, a thermal shutdown protection is implemented. When the junction temperature rises above 150 °C (typ.), the device turns off both the control logic and the boost converter and holds the FAULT pin low. The LDO is kept alive and normal operation is automatically resumed after the junction temperature has been reduced by 30 °C.

7 Backlight driver section

7.1 Current generators

The LED7706 is a LEDs driver with six channels (rows); each row is able to drive multiple LEDs in series (max. 40 V) and to sink up to 30 mA maximum current, allowing to manage different kinds of LEDs.

The LEDs current can be set by connecting an external resistor (R_{RILIM}) between the RILIM pin and ground. The voltage across the RILIM pin is internally set to 1.23 V and the rows current is proportional to the RILIM current according to the following equation:

Equation 16

$$I_{ROWx} = \frac{K_R}{R_{RILIM}}$$

Where K_R = 987 V.

The maximum current mismatch between the rows is ± 2 % @ I_{rowx} = 20 mA.

Due to the spread of the LEDs' forward voltage, the total drop across the LED's strings will be different. The device will manage the unconnected rows according to the MODE pin setting (see *Table 7*).

The LED7706 allows parallelizing different rows if required by the application. If the maximum current provided by a single row (30 mA) is not enough for the load, two or more current generators can be connected together, as shown in *Figure 14*. The connection between rows in parallel must be done as close as possible to the device in order to minimize parasitic inductance.

Figure 14.   rows parallelization for higher current

7.2 PWM dimming

The brightness control of the LEDs is performed by a Pulse-Width Modulation of the rows current. When a PWM signal is applied to the DIM pin, the current generators are turned on and off mirroring the DIM pin behavior. Actually, the minimum dimming duty-cycle depends on the dimming frequency.

Figure 15. PWM dimming waveforms

The real limit to the PWM dimming is the minimum on-time that can be managed for the current generators; this minimum on-time is approximately 500 ns.

Thus, the minimum dimming duty-cycle depends on the dimming frequency according to the following formula:

Equation 17

$$D_{DIM,min} = 500ns \cdot f_{DIM}$$

For example, at a dimming frequency of 20 kHz, 1% of dimming duty-cycle can be managed.

During the off-phase of the PWM signal the boost converter is paused, the current generators are turned off and the output voltage is frozen across the output capacitor.

During the start-up sequence the dimming duty-cycle is forced to 100 % to detect floating rows regardless of the applied dimming signal.

8   Fault management

The main loop keeps the row having the lowest voltage drop regulated to about 400 mV. This value slightly depends on the voltage across the remaining active rows. After the soft-start sequence, all protections turn active and the voltage across the active current generators is monitored to detect shorted LEDs.

8.1   FAULT pin

The FAULT pin is an open-collector output, active low, which gives information regarding faulty conditions eventually detected. This pin can be used either to drive a status LED (with a series resistor to not exceed 4 mA current) or to warn the host system.

The FAULT pin status is strictly related to the MODE pin setting (see *Table 7* for details).

8.2   MODE pin

The MODE pin is a digital input and can be connected to AVCC or SGND in order to choose the desired fault detection and management. The LED7706 can manage a faulty condition in two different ways, according to the application needs. *Table 7* summarizes how the device detects and handles the internal protections related to the boost section (Over-Current, Over-Temperature and Over-Voltage) and to the current generators section (open and shorted LEDs).

Table 7.   Faults management summary

FAULT	MODE to GND	MODE to VCC
Internal MOSFET over current	FAULT pin HIGH Power MOS turned OFF	
Output over voltage	FAULT pin LOW Device turned OFF, latched condition	
Thermal shutdown	FAULT pin LOW. Device turned OFF. Automatic restart after 30 C temperature drop.	
Shorted led	FAULT pin LOW Device turned OFF, latched condition (Vth = 3.4 V)	FAULT pin LOW Faulty row(s) disconnected (Vth = 6 V)
OPEN row(s)	FAULT pin LOW Device turned OFF at first occurrence, latched condition	FAULT pin HIGH Faulty row(s) disconnected

8.3 Open LED fault

In case a row is not connected or a LED fails open, the device has two different behaviors according to the MODE pin status.

Connecting the MODE pin to SGND, the LED7706 behaves in a different manner: as soon as an open row is detected, the FAULT pin is tied low and the device is turned off. The internal logic latches this status: to restore the normal operation, the device must be restarted by toggling the EN pin or performing a Power-On Reset (POR occurs when the voltage at the LDO5 pin falls below the lower UVLO threshold and subsequently rises above the upper one).

If the MODE pin is high (i.e. connected to AVCC), the open row is excluded from the control loop and the device continues to work properly with the remaining rows. The FAULT pin is not affected. Thus, if less than six rows are used in the application, the MODE pin must be set high.

8.4 Shorted LED fault

When a LED is shorted, the voltage across the related current generator increases of an amount equal to the missing voltage drop of the faulty LED. Since the feedback voltage on each active generator is constantly compared with a fault threshold $V_{TH,FAULT}$, the device detects the faulty condition and acts according to the MODE pin status.

If the MODE pin is low, the fault threshold is $V_{TH,FAULT} = 3.4$ V. When the voltage across a row is higher than this threshold, the FAULT pin is set low and the device is turned off. The internal logic latches this status until the EN pin is toggled or a POR is performed.

In case the MODE pin is connected to AVCC, the fault threshold is set to 6 V. The LED7706 simply disconnects the rows whose voltage is higher than the threshold and the FAULT pin is forced low. This option is also useful to avoid undesired triggering of the shorted-LED protection simply due to the high voltage drop spread across the LEDs.

9   Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK$^{®}$ packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Table 8.   VFQFPN-24 4 mm x 4 mm mechanical data

Dim.	mm		
	Min	Typ	Max
A	0.80	0.90	1.00
A1	0.00	0.02	0.05
A3		0.20	
b	0.18	0.25	0.30
D	3.85	4.00	4.15
D2	2.40	2.50	2.60
E	3.85	4.00	4.15
E2	2.40	2.50	2.60
e		0.50	
L	0.30	0.40	0.50
ddd			0.08

Figure 16. Package dimensions

Table 9.   **VFQFPN-24 4 mm x 4 mm footprint**

Dim.	mm		
	Min	**Typ**	**Max**
X			0.28
Y		0.69	
ADmax=AEmax			2.78
GDmin=GEmin	2.93		
ZDmax=ZEmax			4.31
D2'=E2'			2.63

Figure 17.   **Footprint**

10 Revision history

Table 10.   Document revision history

Date	Revision	Changes
08-Feb-2008	1	Initial release.

Please Read Carefully: