


DMOS driver for three-phase brushless DC motor

Features

- Operating supply voltage from 8 to 52 V
- 2.8 A output peak current (1.4 A RMS)
- $R_{DS(on)}$ 0.73 Ω typ. value @ $T_J = 25\text{ }^\circ\text{C}$
- Operating frequency up to 100 kHz
- Non dissipative overcurrent detection and protection
- Diagnostic output
- Constant t_{OFF} PWM current controller
- Slow decay synchronous rectification
- 60° and 120° hall effect decoding logic
- Brake function
- Cross conduction protection
- Thermal shutdown
- Under voltage lockout
- Integrated fast free wheeling diodes



Description

The L6229Q is a DMOS fully integrated three-phase motor driver with overcurrent protection.

Realized in BCDmultipower technology, the device combines isolated DMOS power transistors with CMOS and bipolar circuits on the same chip.

The device includes all the circuitry needed to drive a three-phase BLDC motor including: a three-phase DMOS bridge, a constant off time PWM current controller and the decoding logic for single ended hall sensors that generates the required sequence for the power stage.

Available in VFQFPN-32 5 x 5 package, the L6229Q features a non-dissipative overcurrent protection on the high side power MOSFETs and thermal shutdown.

Table 1. Device summary


Order codes	Package	Packaging
L6229Q	VFQFPN32 5x5x1.0 mm	Tube
L6229QTR		Tape and reel

Contents

- 1 Block diagram 3**
- 2 Electrical data 4**
 - 2.1 Absolute maximum ratings 4
 - 2.2 Recommended operating conditions 4
 - 2.3 Thermal data 5
- 3 Pin connection 6**
- 4 Electrical characteristics 8**
- 5 Circuit description 11**
 - 5.1 Power stages and charge pump 11
 - 5.2 Logic inputs 12
 - 5.3 PWM current control 13
 - 5.4 Slow decay mode 16
 - 5.5 Decoding logic 16
 - 5.6 Tacho 18
 - 5.7 Non-dissipative overcurrent detection and protection 20
- 6 Application information 22**
 - 6.1 Output current capability and ic power dissipation 23
 - 6.2 Thermal management 24
- 7 Package mechanical data 25**
- 8 Revision history 27**

1 Block diagram

Figure 1. Block diagram



2 Electrical data

2.1 Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Parameter	Value	Unit
V_S	Supply voltage	$V_{SA} = V_{SB} = V_S$	60	V
V_{OD}	Differential voltage between: V_{SA} , OUT_1 , OUT_2 , $SENSE_A$ and V_{SB} , OUT_3 , $SENSE_B$	$V_{SA} = V_{SB} = V_S = 60\text{ V};$ $V_{SENSE_A} = V_{SENSE_B} =$ GND	60	V
V_{BOOT}	Bootstrap peak voltage	$V_{SA} = V_{SB} = V_S$	$V_S + 10$	V
V_{IN} , V_{EN}	Logic inputs voltage range		-0.3 to +7	V
V_{REF}	Voltage range at pin VREF		-0.3 to +7	V
V_{RCOFF}	Voltage range at pin RCOFF		-0.3 to +7	V
$V_{RCPULSE}$	Voltage range at pin RCPULSE		-0.3 to +7	V
V_{SENSE}	Voltage range at pins $SENSE_A$ and $SENSE_B$		-1 to +4	V
$I_{S(peak)}$	Pulsed supply current (for each V_S pin)	$V_{SA} = V_{SB} = V_S;$ $T_{PULSE} < 1\text{ ms}$	3.55	A
I_S	RMS supply current (for each V_S pin)	$V_{SA} = V_{SB} = V_S$	1.4	A
T_{stg} , T_{OP}	Storage and operating temperature range		-40 to 150	°C

2.2 Recommended operating conditions

Table 3. Recommended operating conditions

Symbol	Parameter	Parameter	Min	Max	Unit
V_S	Supply voltage	$V_{SA} = V_{SB} = V_S$	8	52	V
V_{OD}	Differential voltage between V_{SA} , $OUT1_A$, $OUT2_A$, $SENSE_A$ and V_{SB} , $OUT1_B$, $OUT2_B$, $SENSE_B$	$V_{SA} = V_{SB} = V_S;$ $V_{SENSE_A} = V_{SENSE_B}$		52	V
V_{REFA} , V_{REFB}	Voltage range at pins V_{REFA} and V_{REFB}		-0.1	5	V
V_{SENSE_A} , V_{SENSE_B}	Voltage range at pins $SENSE_A$ and $SENSE_B$	(pulsed $t_W < t_{rr}$) (DC)	-6 -1	6 1	V V
I_{OUT}	RMS output current			1.4	A
T_J	Operating junction temperature		-25	+125	°C
f_{sw}	Switching frequency			100	kHz

2.3 Thermal data


Table 4. Thermal data

Symbol	Parameter	Value	Unit
$R_{th(JA)}$	Thermal resistance junction-ambient max. ⁽¹⁾	42	°C/W

1. Mounted on a double-layer FR4 PCB with a dissipating copper surface of 0.5 cm² on the top side plus 6 cm² ground layer connected through 18 via holes (9 below the IC).

3 Pin connection

Figure 2. Pin connection (top view)



- Note:
- 1 The pins 2 to 8 are connected to die PAD.
 - 2 The die PAD must be connected to GND pin.

Table 5. Pin description

N°	Pin	Type	Function
1, 21	GND	GND	Ground terminals.
9	TACHO	Open drain output	Frequency-to-voltage open drain output. Every pulse from pin H ₁ is shaped as a fixed and adjustable length pulse.
11	RCPULSE	RC pin	RC network pin. A parallel RC network connected between this pin and ground sets the duration of the monostable pulse used for the frequency-to-voltage converter.
12	SENSE _B	Power supply	Half bridge 3 source Pin. This pin must be connected together with pin SENSE _A to power ground through a sensing power resistor. At this pin also the Inverting Input of the sense comparator is connected.
13	FWD/REV	Logic input	Selects the direction of the rotation. HIGH logic level sets forward operation, whereas LOW logic level sets reverse operation. If not used, it has to be connected to GND or +5 V.
14	EN	Logic input	Chip enable. LOW logic level switches OFF all power MOSFETs. If not used, it has to be connected to +5 V.
15	VREF	Logic input	Current controller reference voltage. Do not leave this pin open or connect to GND.
16	BRAKE	Logic input	Brake input pin. LOW logic level switches ON all high side power MOSFETs, implementing the brake function. If not used, it has to be connected to +5 V.
17	VBOOT	Supply voltage	Bootstrap voltage needed for driving the upper power MOSFETs.
19	OUT ₃	Power output	Output half bridge 3.
20	VS _B	Power supply	Half bridge 3 power supply voltage. It must be connected to the supply voltage together with pin VS _A .
22	VS _A	Power supply	Half bridge 1 and half bridge 2 power supply voltage. It must be connected to the supply voltage together with pin VS _B .
23	OUT ₂	Power output	Output half bridge 2.
24	VCP	Output	Charge pump oscillator output.
25	H ₂	Sensor input	Single ended hall effect sensor input 2.
26	H ₃	Sensor input	Single ended hall effect sensor input 3.
27	H ₁	Sensor input	Single ended hall effect sensor input 1.
28	DIAG	Open drain output	Overcurrent detection and thermal protection pin. An internal open drain transistor pulls to GND when an overcurrent on one of the high side MOSFETs is detected or during thermal protection.
29	SENSE _A	Power supply	Half bridge 1 and half bridge 2 source pin. This pin must be connected together with pin SENSE _B to power ground through a sensing power resistor.
30	RCOFF	RC pin	RC network pin. A parallel RC network connected between this pin and ground sets the current controller OFF-Time.
31	OUT ₁	Power output	Output half bridge 1.

4 Electrical characteristics

Table 6. Electrical characteristics
($V_S = 48\text{ V}$, $T_A = 25\text{ °C}$, unless otherwise specified)

Symbol	Parameter	Test condition	Min	Typ	Max	Unit
$V_{Sth(ON)}$	Turn-on threshold		5.8	6.3	6.8	V
$V_{Sth(OFF)}$	Turn-off threshold		5	5.5	6	V
I_S	Quiescent supply current	All bridges OFF; $T_J = -25\text{ °C}$ to $125\text{ °C}^{(1)}$		5	10	mA
$T_{J(OFF)}$	Thermal shutdown temperature			165		°C
Output DMOS transistors						
$R_{DS(on)}$	High-side + low-side switch ON resistance	$T_J = 25\text{ °C}$		1.47	1.69	Ω
		$T_J = 125\text{ °C}^{(1)}$		2.35	2.70	Ω
I_{DSS}	Leakage current	EN = Low; OUT = V_S			2	mA
		EN = Low; OUT = GND	-0.3			mA
Source drain diodes						
V_{SD}	Forward ON voltage	$I_{SD} = 1.4\text{ A}$, EN = LOW		1.15	1.3	V
t_{rr}	Reverse recovery time	$I_f = 1.4\text{ A}$		300		ns
t_{fr}	Forward recovery time			200		ns
Logic inputs (EN, CONTROL, HALF/FULL, CLOCK, RESET, CW/CCW)						
V_{IL}	Low level logic input voltage		-0.3		0.8	V
V_{IH}	High level logic input voltage		2		7	V
I_{IL}	Low level logic input current	GND logic input voltage	-10			μA
I_{IH}	High level logic input current	7 V logic input voltage			10	μA
$V_{th(ON)}$	Turn-on input threshold			1.8	2.0	V
$V_{th(OFF)}$	Turn-off input threshold		0.8	1.3		V
$V_{th(HYS)}$	Input threshold hysteresis		0.25	0.5		V
Switching characteristics						
$t_{D(ON)EN}$	Enable to output turn-on delay time ⁽²⁾	$I_{LOAD} = 1.4\text{ A}$, resistive load	500	650	800	ns
$t_{D(OFF)EN}$	Enable to output turn-off delay time ⁽²⁾		500		1000	ns
$t_{D(on)IN}$	Other logic inputs to OUT turn-ON delay time			1.6		μs
$t_{D(off)IN}$	Other logic inputs to OUT turn-OFF delay time			800		ns
t_{RISE}	Output rise time ⁽²⁾		40		250	ns
t_{FALL}	Output fall time ⁽²⁾		40		250	ns
t_{DT}	Dead time		0.5	1		μs

Table 6. Electrical characteristics (continued)
 ($V_S = 48\text{ V}$, $T_A = 25\text{ °C}$, unless otherwise specified)

Symbol	Parameter	Test condition	Min	Typ	Max	Unit
f_{CP}	Charge pump frequency	$T_J = -25\text{ °C to }125\text{ °C}^{(1)}$		0.6	1	MHz
PWM comparator and monostable						
I_{RCOFF}	Source current at pin RCOFF	$V_{RCOFF} = 2.5\text{ V}$	3.5	5.5		mA
V_{OFFSET}	Offset voltage on sense comparator ⁽³⁾	$V_{ref} = 0.5\text{ V}$		±5		mV
t_{prop}	Turn OFF propagation delay ⁽⁴⁾	$V_{ref} = 0.5\text{ V}$		500		ns
t_{blank}	Internal blanking time on sense comparator			1		µs
$t_{ON(min)}$	Minimum on time			2.5	3	µs
t_{OFF}	PWM recirculation time	$R_{OFF} = 20\text{ k}\Omega$; $C_{OFF} = 1\text{ nF}$		13		µs
		$R_{OFF} = 100\text{ k}\Omega$; $C_{OFF} = 1\text{ nF}$		61		µs
I_{BIAS}	Input bias current at pin VREF				10	µA
Tacho monostable						
$I_{RCPULSE}$	Source current at pin RCPULSE	$V_{RCPULSE} = 2.5\text{ V}$	3.5	5.5		mA
t_{PULSE}	Monostable of time	$R_{PUL} = 20\text{ k}\Omega$; $C_{PUL} = 1\text{ nF}$		12		µs
		$R_{PUL} = 100\text{ k}\Omega$; $C_{PUL} = 1\text{ nF}$		60		µs
R_{TACHO}	Open drain ON resistance			40	60	W
Over current detection and protection						
I_{SOVER}	Supply overcurrent protection threshold	$T_J = -25\text{ to }125\text{ °C}^{(2)}$	2	2.8	3.55	A
R_{OPDR}	Open drain ON resistance	$I_{DIAG} = 4\text{ mA}$		40	60	W
I_{OH}	OCD high level leakage current	$V_{DIAG} = 5\text{ V}$		1		µA
$t_{OCD(ON)}$	OCD turn-ON delay time ⁽⁴⁾	$I_{DIAG} = 4\text{ mA}$; $C_{DIAG} < 100\text{ pF}$		200		ns
$t_{OCD(OFF)}$	OCD turn-OFF delay time ⁽⁴⁾	$I_{DIAG} = 4\text{ mA}$; $C_{DIAG} < 100\text{ pF}$		100		ns

1. Tested at 25 °C in a restricted range and guaranteed by characterization

2. See [Figure 3](#).

3. Measured applying a voltage of 1 V to pin SENSE and a voltage drop from 2 V to 0 V to pin VREF.

4. See [Figure 4](#).

Figure 3. Switching characteristic definition





Figure 4. Overcurrent detection timing definition



5 Circuit description

5.1 Power stages and charge pump

The L6229Q integrates a three-phase bridge, which consists of 6 power MOSFETs connected as shown on the block diagram (see [Figure 1](#)). Each power MOS has an $R_{DS(ON)} = 0.73 \Omega$ (typical value @ 25 °C) with intrinsic fast freewheeling diode. Switching patterns are generated by the PWM current controller and the hall effect sensor decoding logic (see relative paragraph 3.3 and 3.5). Cross conduction protection is implemented by using a dead time ($t_{DT} = 1 \mu s$ typical value) set by internal timing circuit between the turn off and turn on of two power MOSFETs in one leg of a bridge.


Pins VS_A and VS_B must be connected together to the supply voltage (V_S).

Using N-channel power MOS for the upper transistors in the bridge requires a gate drive voltage above the power supply voltage. The bootstrapped supply (V_{BOOT}) is obtained through an internal oscillator and few external components to realize a charge pump circuit as shown in [Figure 5](#). The oscillator output (pin VCP) is a square wave at 600 kHz (typically) with 10 V amplitude. Recommended values/part numbers for the charge pump circuit are shown in [Table 7](#).

Table 7. Charge pump external component values

Component	Value
C_{BOOT}	220 nF
C_P	10 nF
D1	1N4148
D2	1N4148

Figure 5. Charge pump circuit



5.2 Logic inputs

Pins FWD/REV, BRAKE, EN, H1, H2 and H3 are TTL/CMOS and microcontroller compatible logic inputs. The internal structure is shown in [Figure 6](#). Typical value for turn-on and turn-off thresholds are respectively $V_{th(ON)} = 1.8\text{ V}$ and $V_{th(OFF)} = 1.3\text{ V}$.

Pin EN (Enable) has identical input structure with the exception that the drain of the Overcurrent and thermal protection MOSFET is also connected to this pin. Due to this connection some care needs to be taken in driving this pin. The EN input may be driven in one of two configurations as shown in [Figure 10](#) or [Figure 11](#). If driven by an open drain (collector) structure, a pull-up resistor R_{EN} and a capacitor C_{EN} are connected as shown in [Figure 10](#). If the driver is a standard Push-Pull structure the resistor R_{EN} and the capacitor C_{EN} are connected as shown in [Figure 11](#). The resistor R_{EN} should be chosen in the range from 2.2 k Ω to 180 k Ω . Recommended values for R_{EN} and C_{EN} are respectively 10 k Ω and 5.6 nF. More information on selecting the values is found in the overcurrent protection section.

Figure 6. Logic inputs internal structure




Figure 7. Pin EN open collector driving





Figure 8. Pin EN push-pull driving



$$\begin{cases} t_{ON} > t_{ON(MIN)} = 2.5\mu s & (\text{typ. value}) \\ t_{ON} > t_{RCRISE} - t_{DT} \end{cases}$$

$$t_{RCRISE} = 600 \cdot C_{OFF}$$

Figure 12 shows the lower limit for the on time t_{ON} for having a good PWM current regulation capacity. It has to be said that t_{ON} is always bigger than $t_{ON(MIN)}$ because the device imposes this condition, but it can be smaller than $t_{RCRISE} - t_{DT}$. In this last case the device continues to work but the off time t_{OFF} is not more constant.

So, small C_{OFF} value gives more flexibility for the applications (allows smaller on time and, therefore, higher switching frequency), but, the smaller is the value for C_{OFF} the more influential will be the noises on the circuit performance.

Figure 11. t_{OFF} versus C_{OFF} and R_{OFF}






Figure 12. Area where t_{ON} can vary maintaining the PWM regulation



5.4 Slow decay mode

Figure 13 shows the operation of the bridge in the slow decay mode during the off time. At any time only two legs of the three-phase bridge are active, therefore only the two active legs of the bridge are shown in the figure and the third leg will be off. At the start of the Off Time, the lower power MOS is switched off and the current recirculates around the upper half of the bridge. Since the voltage across the coil is low, the current decays slowly. After the dead time the upper power MOS is operated in the synchronous rectification mode reducing the impedance of the freewheeling diode and the related conducting losses. When the monostable times out, upper MOS that was operating the synchronous mode turns off and the lower power MOS is turned on again after some delay set by the dead time to prevent cross conduction.

Figure 13. Slow decay mode output stage configurations



5.5 Decoding logic

The decoding logic section is a combinatory logic that provides the appropriate driving of the three-phase bridge outputs according to the signals coming from the three hall sensors that detect rotor position in a 3-phase BLDC motor. This novel combinatory logic discriminates between the actual sensor positions for sensors spaced at 60, 120, 240 and 300 electrical degrees. This decoding method allows the implementation of a universal IC without dedicating pins to select the sensor configuration.

There are eight possible input combinations for three sensor inputs. Six combinations are valid for rotor positions with 120 electrical degrees sensor phasing (see Figure 14, positions 1, 2, 3a, 4, 5 and 6a) and six combinations are valid for rotor positions with 60 electrical degrees phasing (see Figure 15, positions 1, 2, 3b, 4, 5 and 6b). Four of them are in common (1, 2, 4 and 5) whereas there are two combinations used only in 120 electrical degrees sensor phasing (3a and 6a) and two combinations used only in 60 electrical degrees sensor phasing (3b and 6b).

The decoder can drive motors with different sensor configuration simply by following the Table 8. For any input configuration (H_1 , H_2 and H_3) there is one output configuration (OUT_1 , OUT_2 and OUT_3). The output configuration 3a is the same than 3b and analogously output configuration 6a is the same than 6b.

The sequence of the Hall codes for 300 electrical degrees phasing is the reverse of 60 and the sequence of the Hall codes for 240 phasing is the reverse of 120. So, by decoding the 60

and the 120 codes it is possible to drive the motor with all the four conventions by changing the direction set.

Table 8. 60 and 120 electrical degree decoding logic in forward direction

Hall 120°	1	2	3a	-	4	5	6a	-
Hall 60°	1	2	-	3b	4	5	-	6b
H ₁	H	H	L	H	L	L	H	L
H ₂	L	H	H	H	H	L	L	L
H ₃	L	L	L	H	H	H	H	L
OUT ₁	Vs	High Z	GND	GND	GND	High Z	Vs	Vs
OUT ₂	High Z	Vs	Vs	Vs	High Z	GND	GND	GND
OUT ₃	GND	GND	High Z	High Z	Vs	Vs	High Z	High Z
Phasing	1->3	2->3	2->1	2->1	3->1	3->2	1->2	1->2

Figure 14. 120° hall sensor sequence





Figure 15. 60° hall sensor sequence



5.6 Tacho

A tachometer function consists of a monostable, with constant off time (t_{PULSE}), whose input is one hall effect signal (H_1). It allows developing an easy speed control loop by using an external op amp, as shown in [Figure 17](#). For component values refer to Application Information section.

The monostable output drives an open drain output pin (TACHO). At each rising edge of the hall effect sensors H_1 , the monostable is triggered and the MOSFET connected to pin TACHO is turned off for a constant time t_{PULSE} (see [Figure 16](#)). The off time t_{PULSE} can be set using the external RC network (R_{PUL} , C_{PUL}) connected to the pin RCPULSE. [Figure 18](#) gives the relation between t_{PULSE} and C_{PUL} , R_{PUL} . We have approximately:

$$t_{PULSE} = 0.6 \cdot R_{PUL} \cdot C_{PUL}$$

where C_{PUL} should be chosen in the range 1 nF ... 100 nF and R_{PUL} in the range 20 k Ω ... 100 k Ω .

By connecting the tachometer pin to an external pull-up resistor, the output signal average value V_M is proportional to the frequency of the hall effect signal and, therefore, to the motor speed. This realizes a simple frequency-to-voltage converter. An op amp, configured as an integrator, filters the signal and compares it with a reference voltage V_{REF} which sets the speed of the motor.

$$V_M = \frac{t_{PULSE}}{T} \cdot V_{DD}$$

Figure 16. Tacho operation waveforms




Figure 17. Tachometer speed control loop





Figure 18. t_{PULSE} versus C_{PUL} and R_{PUL}



5.7 Non-dissipative overcurrent detection and protection

The L6229Q integrates an overcurrent detection circuit (OCD) for full protection. This circuit provides output-to-output and output-to-ground short circuit protection as well. With this internal over current detection, the external current sense resistor normally used and its associated power dissipation are eliminated. *Figure 19* shows a simplified schematic for the overcurrent detection circuit.

To implement the over current detection, a sensing element that delivers a small but precise fraction of the output current is implemented with each high side power MOS. Since this current is a small fraction of the output current there is very little additional power dissipation. This current is compared with an internal reference current I_{REF} . When the output current reaches the detection threshold (typically $I_{SOVER} = 2.8\text{ A}$) the OCD comparator signals a fault condition. When a fault condition is detected, an internal open drain MOS with a pull down capability of 4 mA connected to pin DIAG is turned on.

The pin DIAG can be used to signal the fault condition to a μC or to shut down the three-phase bridge simply by connecting it to pin EN and adding an external R-C (see R_{EN} , C_{EN}).

Figure 19. Overcurrent protection simplified schematic




Figure 20 shows the overcurrent detection operation. The disable time $t_{DISABLE}$ before recovering normal operation can be easily programmed by means of the accurate thresholds of the logic inputs. It is affected whether by C_{EN} and R_{EN} values and its magnitude is reported in *Figure 21*. The delay time t_{DELAY} before turning off the bridge when an overcurrent has been detected depends only by C_{EN} value. Its magnitude is reported in *Figure 22*

C_{EN} is also used for providing immunity to pin EN against fast transient noises. Therefore the value of C_{EN} should be chosen as big as possible according to the maximum tolerable delay time and the R_{EN} value should be chosen according to the desired disable time.

The resistor R_{EN} should be chosen in the range from 2.2 k Ω to 180 k Ω . Recommended values for R_{EN} and C_{EN} are respectively 100 k Ω and 5.6 nF that allow obtaining 200 μs disable time.

Figure 20. Overcurrent protection waveforms




Figure 21. $t_{DISABLE}$ versus C_{EN} and R_{EN}





Figure 22. t_{DELAY} versus C_{EN} .




6 Application information

A typical application using L6229Q is shown in [Figure 23](#). Typical component values for the application are shown in [Table 9](#). A high quality ceramic capacitor (C_2) in the range of 100 nF to 200 nF should be placed between the power pins VS_A and VS_B and ground near the L6229Q to improve the high frequency filtering on the power supply and reduce high frequency transients generated by the switching. The capacitor (C_{EN}) connected from the EN input to ground sets the shut down time when an over current is detected (see overcurrent protection). The two current sensing inputs ($SENSE_A$ and $SENSE_B$) should be connected to the sensing resistor R_{SENSE} with a trace length as short as possible in the layout. The sense resistor should be non-inductive resistor to minimize the di/dt transients across the resistor. To increase noise immunity, unused logic pins are best connected to 5 V (high logic level) or GND (low logic level) (see pin description). It is recommended to keep power ground and signal ground separated on PCB.

Table 9. Component values for typical application

Component	Value
C_1	100 μ F
C_2	100 nF
C_3	220 nF
C_{BOOT}	220 nF
C_{OFF}	1 nF
C_{PUL}	10 nF
C_{REF1}	33 nF
C_{REF2}	100 nF
C_{EN}	5.6 nF
C_P	10 nF
D_1	1N4148
D_2	1N4148
R_1	5 k Ω
R_2	1 k Ω
R_3	4 k Ω
R_4	1 M Ω
R_{DD}	1 k Ω
R_{EN}	100 k Ω
R_{SENSE}	0.6 Ω
R_{OFF}	33 k Ω
R_{PUL}	47 k Ω
R_{H1}, R_{H2}, R_{H3}	10 k Ω

Figure 23. Typical application




6.1 Output current capability and ic power dissipation

In [Figure 24](#) is shown the approximate relation between the output current and the IC power dissipation using PWM current control.

For a given output current the power dissipated by the IC can be easily evaluated, in order to establish which package should be used and how large must be the on-board copper dissipating area to guarantee a safe operating junction temperature (125 °C maximum).

Figure 24. IC power dissipation versus output power



6.2 Thermal management

In most applications the power dissipation in the IC is the main factor that sets the maximum current that can be delivered by the device in a safe operating condition. Therefore, it has to be taken into account very carefully. Besides the available space on the PCB, the right package should be chosen considering the power dissipation. Heat sinking can be achieved using copper on the PCB with proper area and thickness.

For instance, using a VFQFPN32L 5 x 5 package the typical $R_{th(JA)}$ is about 42 °C/W when mounted on a double-layer FR4 PCB with a dissipating copper area of 0.5 cm² on the top side plus 6 cm² ground layer connected through 18 via holes (9 below the IC).

7 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.


Table 10. VFQFPN 5 x 5 x 1.0, 32 lead, pitch 0.50

Dim.	Databook (mm)		
	Min	Typ	Max
A	0.80	0.85	0.95
b	0.18	0.25	0.30
b1	0.165	0.175	0.185
D	4.85	5.00	5.15
D2	3.00	3.10	3.20
D3	1.10	1.20	1.30
E	4.85	5.00	5.15
E2	4.20	4.30	4.40
E3	0.60	0.70	0.80
e		0.50	
L	0.30	0.40	0.50
ddd			0.08

Note: VFQFPN stands for thermally enhanced very thin profile fine pitch quad flat package no lead. Very thin profile: $0.80 < A < 1.00$ mm.

Details of terminal 1 are optional but must be located on the top surface of the package by using either a mold or marked features.

Figure 25. Package dimensions



8 Revision history

Table 11. Document revision history

Date	Revision	Changes
25-Nov-2008	1	First release
26-Feb-2009	2	Updated Table 4 on page 5
30-Aug-2010	3	Updated Table 1 on page 1

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com