

Sample &

Buy





SLLSEC3E - SEPTEMBER 2012 - REVISED AUGUST 2015

Support &

Community

20

ISO76x1 Low-Power Triple and Quad-Channels Digital Isolators

Technical

Documents

Features 1

- Signaling Rate: 150 Mbps (M-Grade), 25 Mbps (C-Grade)
- Robust Design with Integrated Noise Filter (C-Grade)
- Low Power Consumption, Typical I_{CC} per Channel (3.3-V Supplies):
 - ISO7631FM: 2 mA at 10 Mbps
 - ISO7631FC: 1.5 mA at 10 Mbps
 - ISO7641FC: 1.3 mA at 10 Mbps
- Extremely-Low I_{CC disable} (C-Grade)
- Low Propagation Delay: 7 ns Typical (M-Grade)
- Output Defaults to Low-State in Fail-Safe Mode
- Wide Temperature Range: -40°C to 125°C
- 50 KV/µs Transient Immunity, Typical
- Long Life With SiO₂ Isolation Barrier
- Operates From 2.7-V (M-Grade), 3.3-V and 5-V Supply and Logic Levels
- 2.7-V (M-Grade), 3.3-V and 5-V Level Translation
- Wide Body SOIC-16 Package
- Safety and Regulatory Approvals
 - 2500 V_{RMS} Isolation for 1 Minute per UL 1577
 - 4242 V_{PK} Basic Insulation per DIN V VDE V 0884-10 and DIN EN 61010-1
 - CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 61010-1 End Equipment Standards
 - CQC Certification per GB4943.1-2011
 - TUV 3000 V_{RMS} Reinforced Insulation according to EN/UL/CSA 60950-1 and EN/UL/CSA 61010-1

2 Applications

- Optocoupler Replacement in:
 - Industrial Fieldbus
 - Profibus
 - Modbus
 - DeviceNet[™] Data Buses _
 - Servo Control Interface
 - Motor Control
 - **Power Supplies**
 - **Battery Packs**

3 Description

Tools &

Software

The ISO7631F and ISO7641F devices provide galvanic isolation up to 4242 V_{PK} per VDE. The ISO7631F device has three channels, two of which operate in the forward direction and one which operates in the reverse direction. The ISO7641F device has 4 channels, three of which operate in the forward direction and one of which operates in the reverse direction. Suffix F indicates that output defaults to low-state in fail-safe conditions (see). M-Grade devices are high-speed isolators capable of up to150-Mbps data rates with fast propagation delays, whereas C-Grade devices are capable of up to 25-Mbps data rates with low power consumption and integrated filters for noise-prone applications. C-Grade devices are recommended for lower-speed applications where input noise pulses of less than 6 ns duration must be suppressed, or when low-power consumption is critical.


Each isolation channel has a logic input and output buffer separated by a silicon dioxide (SiO₂) insulation barrier. Used in conjunction with isolated power supplies, these devices prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. The devices have TTL input thresholds and can operate from 2.7-V (M-Grade), 3.3-V and 5-V supplies. All inputs are 5-V tolerant when supplied from 3.3-V or 2.7-V supplies.

Device	Inform	ation ⁽¹⁾
--------	--------	----------------------

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
ISO7631FM			
ISO7631FC	SOIC (16)	10.30 mm × 7.50 mm	
ISO7641FC			

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic



- (1) V_{CCI} and GNDI are supply and ground connections respectively for the input channels.
- V_{CCO} and GNDO are supply and ground (2) connections respectively for the output channels.





Table of Contents

1	Features 1					
2	Applications 1					
3	Description1					
4	Revision History					
5	Available Options 4					
6	Pin Configuration and Functions 4					
7	Specifications					
	7.1 Absolute Maximum Ratings 5					
	7.2 ESD Ratings 5					
	7.3 Recommended Operating Conditions					
	7.4 Thermal Information					
	7.5 Electrical Characteristics: V _{CC1} and V _{CC2} at 5 V \pm 10%					
	7.6 Electrical Characteristics: V _{CC1} at 5 V \pm 10% and V _{CC2} at 3.3 V \pm 10%					
	7.7 Electrical Characteristics: V _{CC1} at 3.3 V \pm 10% and V _{CC2} at 5 V \pm 10%					
	7.8 Electrical Characteristics: V_{CC1} and V_{CC2} at 3.3 V \pm 10%					
	7.9 Electrical Characteristics: V _{CC1} and V _{CC2} at 2.7 V (ISO7631FM Only)					
	7.10 Power Dissipation Characteristics					
	7.11 Supply Current Characteristics: V_{CC1} and V_{CC2} at 5 V \pm 10%					
	7.12 Supply Current Characteristics: V_{CC1} at 5 V \pm 10% and V_{CC2} at 3.3 V \pm 10%					
	7.13 Supply Current Characteristics: V_{CC1} at 3.3 V \pm 10% and V_{CC2} at 5 V \pm 10%					
	7.14 Supply Current Characteristics: V_{CC1} and V_{CC2} at 3.3 V \pm 10% 10					
	7.15 Supply Current Characteristics: V_{CC1} and V_{CC2} at 2.7 V (ISO7631FM Only) 10					
	7.16 Switching Characteristics: V _{CC1} and V _{CC2} at 5 V \pm 10%					

	7.17	Switching Characteristics: V_{CC1} at 5 V ± 10% and V_{CC2} at 3.3 V ± 10% 11
	7.18	
	7.19	Switching Characteristics: V_{CC1} and V_{CC2} at 3.3 V ± 10%
	7.20	Switching Characteristics: V_{CC1} and V_{CC2} at 2.7 V
	7.21	Typical Characteristics 14
8	Para	meter Measurement Information 17
9	Deta	iled Description 19
	9.1	Overview 19
	9.2	Functional Block Diagram 19
	9.3	Feature Description 20
	9.4	Device Functional Modes 22
10	Арр	lication and Implementation 23
	10.1	Application Information 23
	10.2	Typical Application24
11	Pow	er Supply Recommendations 27
12	Layo	out
	12.1	Layout Guidelines 27
	12.2	Layout Example 27
13	Devi	ce and Documentation Support 28
	13.1	Documentation Support 28
	13.2	Related Links 28
	13.3	Community Resources 28
	13.4	Trademarks 28
	13.5	Electrostatic Discharge Caution 28
	13.6	Glossary 28
14		hanical, Packaging, and Orderable mation

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (September 2013) to Revision E

Page

•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	. 1
•	Added 2.7-V (M-Grade), 3.3-V and 5-V Level Translation to Features section	. 1
•	Deleted marked as column from Available Options table	4
•	Added Footnote 3 to Absolute Maximum Ratings table.	5
•	Changed thermal metric values in the Thermal Information table.	6
•	Changed V _{CCX} to V _{CCO} in <i>Electrical Characteristics:</i> V _{CC1} and V _{CC2} at 5 V \pm 10% table	. 6
•	Added cross-reference to VI = V _{CCI} in the <i>Electrical Characteristics:</i> VCC1 and VCC2 at 5 V ± 10% table.	. 6
•	Changed Footnote 1 of the Electrical Characteristics: VCC1 and VCC2 at 5 V ± 10% table for clarification.	. 6
•	Added cross-reference to VI = V_{CCI} in the <i>Electrical Characteristics:</i> VCC1 at 5 V ± 10% and VCC2 at 3.3 V ± 10% table.	6
•	Added footnote to the Electrical Characteristics: VCC1 at 3.3 V ± 10% and VCC2 at 5 V ± 10% table.	
•	Changed V _{CCX} to V _{CCO} in the Electrical Characteristics: VCC1 and VCC2 at 3.3 V ± 10% table.	. 7



Revision History (continued)

•	Changed footnote 1 in the Electrical Characteristics: VCC1 and VCC2 at 3.3 V ± 10% table for clarification	7
•	Changed V _{CCX} to V _{CCO} in the Electrical Characteristics: VCC1 and VCC2 at 2.7 V table.	7
•	Deleted IEC and for DW-16 Package from IEC Package Insulation and Safety-Related Specifications for DW-16 Package section.	. 20
•	Changed L(I01) MIN from 8.3 mm to 8 mm, L(IO2) MIN from 8.1 mm to 8 mm, and DIN IEC 60112 / VDE 0303 Part 1 to DIN EN 60112 (VDE 0303-11); IEC 60112 in the <i>Package Insulation and Safety-Related Specifications</i> table	. 20
•	Deleted footnote 2 from Package Insulation and Safety-Related Specifications IEC and for DW-16 Package from IEC Package Insulation and Safety-Related Specifications for DW-16 Package section	. 20
•	Changed VDE Standard to DIN V VDE V 0884-10 (VDE V 0084-10): 2006-12.	. 21
•	Changed the value for θ_{JA} from 72 °C/W to 77.5 °C/W for the Test Conditions and the values for Safety input, output, or supply current max from 316, 482, and 643 to 293, 448 and 597 in the Safety Limiting Values table.	. 22
•	Changed safety temperature to case temperature in Safety Limiting Values.	. 22
•	Changed name of DW-16 θJC Thermal Derating Curve per IEC 64747-5-2 to Thermal Derating Curve for Safety Limiting Current per VDE	. 22
•	Changed graph in Safety Limiting Values section.	. 22
•	Changed I/O schematics figure in Feature Description section.	. 23

Changes from Revision C (August 2013) to Revision D

•	Deleted 2500 V _{RMS} from Rated Isolation Data	. 4
•	Changed the REGULATORY INFORMATION table, TUV column From: Certificate Number: U8V 13 07 77311 009	
	To: Certificate Number: U8V 13 09 77311 010	21

Changes from Revision B (April 2013) to Revision C

•	Deleted the device image from the top of the page	. 1
•	Deleted device number ISO7640FC	. 1
•	Changed the Description	. 1
•	Deleted ISO7640FC from the Available Options table	. 4
•	Changed The ISO7631FC Rated Isolation values in the Available Options table	. 4
•	Deleted Graph ISO7640FC Supply Current Per Channel vs Data Rate	14
•	Deleted Graph ISO7640FC Supply Current For All Channels vs Data Rate	14
•	Added the TUV column to the REGULATORY INFORMATION table	21
•	Deleted ISO7640FC from the TYPICAL SUPPLY CURRENT EQUATIONS section	25
•	Deleted the ISO7640 circuit from the APPLICATION INFORMATION section	27

Changes from Revision A (September 2012) to Revision B

•	Changed the VIOTM SPECIFICATION From: 4000 VPEAK to 4242 VPEAK
•	Changed the REGULATORY INFORMATION table: 4242 V _{PK} To: 4000 V _{PK}

Changes from Original (September 2012) to Revision A

•	Changed Description text From: "applications where input noise pulses of less than 10 ns duration" To:"applications where input noise pulses of less than 6 ns duration"
•	Added note Product Preview to ISO7640FC in the Available Options table 4
•	Changed Input PU in the Function table From: Z To: 'Undetermined 22

Page

Page

Page


Page


5 Available Options

PRODUCT	RATED ISOLATION ⁽¹⁾	PACKAGE	INPUT THRESHOLD	DATA RATE	INTEGRATED NOISE FILTER	CHANNEL DIRECTION
ISO631FM	4242 V _{PK}	DW-16	~1.5 V TTL	150 Mbps	No	2 Forward, 1 Reverse
ISO7631FC	4242 V _{PK}	DW-16	~1.5 V TTL	25 Mbps	Yes	2 Forward, 1 Reverse
ISO7641FC	4242 V _{PK}	DW-16	~1.5 V TTL	25 Mbps	Yes	3 Forward, 1 Reverse

(1) See the Regulatory Information table for detailed isolation ratings.

6 Pin Configuration and Functions





Pin Functions

PIN		N //O		DESCRIPTION	
NAME	ISO7641	ISO7631	10	DESCRIPTION	
EN1	7	7	Ι	Enables (when input is High or Open) or Disables (when input is Low) OUTD of ISO7641 and OUTC of ISO7631	
EN2	10	10	Ι	Enables (when input is High or Open) or Disables (when input is Low) OUTA, OUTB, and OUTC of ISO7641 Enables (when input is High or Open) or Disables (when input is Low) OUTA and OUTB of ISO7631	
GND1	2, 8	2, 8	I	Ground connection for V _{CC1}	
GND2	9, 15	9, 15	I	Ground connection for V _{CC2}	
INA	3	3	—	Input, channel A	
INB	4	4	—	Input, channel B	
INC	5	12	Ι	Input, channel C	
IND	11	-	-	Input, channel D	
NC	-	6,11	I	No Connect pins are floating with no internal connection	
OUTA	14	14	0	Output, channel A	
OUTB	13	13	0	Output, channel B	
OUTC	12	5	0	Output, channel C	
OUTD	6	-	0	Output, channel D	
V _{CC1}	1	1	I	Power supply, V _{CC1}	
V _{CC2}	16	16	-	Power supply, V _{CC2}	



7 Specifications

Absolute Maximum Ratings 7.1

See (1)

			MIN	MAX	UNIT
$\stackrel{V_{CC1}}{V_{CC2}}{}^{(2)}$	Supply voltage		-0.5	6	V
	Voltage	INx, OUTx, ENx	-0.5	6 ⁽³⁾	V
lo	Output current			±15	mA
TJ	Maximum junction temperature			150	°C
T _{STG}	Storage temperature		65	150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak (2)voltage values.

Maximum voltage must not exceed 6 V. (3)

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	V
		Machine model (MM), JEDEC JESD22-A115-A	±200	

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. (1)

(2)

7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
	Cumply valtage	M-Grade	2.7		5.5	
V_{CC1}, V_{CC2}	Supply voltage	C-Grade	3		5.5	V
I _{OH}	High-level output current		-4			mA
I _{OL}	Low-level output current				4	mA
V _{IH}	High-level input voltage		2		5.5	V
V _{IL}	Low-level input voltage		0		0.8	V
		M-Grade: ≥3-V Operation	6.67			
t _{ui}	Input pulse duration	M-Grade: <3-V Operation	10			ns
		C-Grade: ≥3-V Operation	40			
		M-Grade: ≥3-V Operation	0		150	
1 / t _{ui}	Signaling rate	M-Grade: <3-V Operation	0		100	Mbps
		C-Grade: ≥3-V Operation	0		25	
TJ	Junction temperature		-40		136	°C
T _A	Ambient temperature		-40	25	125	°C

ISO7631FM, ISO7631FC, ISO7641FC

SLLSEC3E - SEPTEMBER 2012 - REVISED AUGUST 2015

www.ti.com

TRUMENTS

XAS

7.4 Thermal Information

		ISO76x1Fx	
	THERMAL METRIC ⁽¹⁾	DW (SOIC)	UNIT
		16 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	77.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	40.4	°C/W
$R_{\theta J B}$	Junction-to-board thermal resistance	42.2	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	15	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	41.6	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics: V_{CC1} and V_{CC2} at 5 V ± 10%

 V_{CC1} and V_{CC2} at 5 V \pm 10% (over recommended operating conditions unless otherwise noted)

	DADAMETED	TEST CONDITIONS	M-Gra	ade		C-Gr	ade		LINUT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V	High lovel output veltage	I _{OH} = -4 mA; see Figure 16	$V_{CCO}^{(1)} - 0.8$	4.8		V _{CCO} - 0.8	4.7		V
V _{OH}	High-level output voltage	$I_{OH} = -20 \ \mu A$; see Figure 16	V _{CCO} – 0.1	5		V _{CCO} – 0.1	5		v
V		I _{OL} = 4 mA; see Figure 16		0.2	0.4		0.3	0.5	V
V _{OL}	Low-level output voltage	$I_{OL} = 20 \ \mu A$; see Figure 16		0	0.1		0	0.1	v
V _{I(HYS)}	Input threshold voltage hysteresis			450			450		mV
I _{IH}	High-level input current	$V_{IH} = V_{CC}$ at INx or ENx			10			10	μA
IIL	Low-level input current	V _{IL} = 0 V at INx or ENx	-10			-10			μA
CMTI	Common-mode transient immunity	$V_I = V_{CCI}$ ⁽¹⁾ or 0 V; see Figure 19	25	75		25	75		kV/µs

(1) V_{CCI} = Input-side supply voltage; V_{CCO} = Output-side supply voltage

7.6 Electrical Characteristics: V_{CC1} at 5 V ± 10% and V_{CC2} at 3.3 V ± 10%

 V_{CC1} at 5 V ± 10% and V_{CC2} at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

	DADAMETED	TEC		M-	Grade		C-(Grade		UNIT
	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		I _{OH} = -4 mA; see	OUTx on V_{CC1} (5 V) side	V _{CC1} - 0.8	4.8		V _{CC1} – 0.8	4.7		
V	High-level output	Figure 16	OUTx on V_{CC2} (3.3 V) side	V _{CC2} - 0.4	3		V _{CC2} - 0.6	2.9		v
V _{OH}	voltage	I _{OH} = -20 μA;	OUTx on V_{CC1} (5 V) side	$V_{CC1} - 0.1$	5		V _{CC1} – 0.1	5		v
		see Figure 16	OUTx on V_{CC2} (3.3 V) side	V _{CC2} - 0.1	3.3		V _{CC2} – 0.1	3.3		
V	Low-level output	I _{OL} = 4 mA; see Fi	gure 16		0.2	0.4		0.3	0.5	v
V _{OL}	voltage	I_{OL} = 20 µA; see F	igure 16		0	0.1		0	0.1	v
V _{I(HYS)}	Input threshold voltage hysteresis				430			430		mV
I _{IH}	High-level input current	$V_{IH} = V_{CC}$ at INx of	ENx			10			10	μA
IIL	Low-level input current	V _{IL} = 0 V at INx or	ENx	-10			-10			μA
СМТІ	Common-mode transient immunity	$V_{I} = V_{CCI}$ ⁽¹⁾ or 0 V	; see Figure 19	25	50		25	50		kV/µs

(1) V_{CCI} = Input-side supply voltage

6

7.7 Electrical Characteristics: V_{CC1} at 3.3 V ± 10% and V_{CC2} at 5 V ± 10%

 V_{CC1} at 3.3 V ± 10% and V_{CC2} at 5 V ± 10% (over recommended operating conditions unless otherwise noted)

	DADAMETED	TEO		M-	Grade		C-(Grade		UNIT
	PARAMETER	IES	TEST CONDITIONS		TYP	MAX	MIN	TYP	MAX	UNIT
		I _{OH} = -4 mA; see	OUTx on V _{CC1} (3.3 V) side	V _{CC1} -0.4	3		V _{CC1} -0.6	2.9		
		Figure 16	OUTx on V _{CC2} (5 V) side	V _{CC2} -0.8	4.8		V _{CC2} -0.8	4.7		
V _{он}	High-level output voltage	I _{OH} = -20 μA; see	OUTx on V _{CC1} (3.3 V) side	V _{CC1} -0.1	3.3		V _{CC1} -0.1	3.3		V
		Figure 16	OUTx on V _{CC2} (5 V) side	V _{CC2} -0.1	5		V _{CC2} -0.1	5		
,		I _{OL} = 4 mA; see Figur	e 16		0.2	0.4		0.3	0.5	v
/ _{OL}	Low-level output voltage	I _{OL} = 20 μA; see Figu	re 16		0	0.1		0	0.1	v
/ _{I(HYS)}	Input threshold voltage hysteresis				430			430		mV
н	High-level input current	V _{IH} = V _{CC} at INx or EI	Nx			10			10	μA
IL	Low-level input current	V _{IL} = 0 V at INx or EN	lx	-10			-10			μA
СМТІ	Common-mode transient immunity	$V_I = V_{CCI}$ ⁽¹⁾ or 0 V; se	ee Figure 19	25	50		25	50		kV/µs

(1) V_{CCI} = Input-side supply voltage

7.8 Electrical Characteristics: V_{CC1} and V_{CC2} at 3.3 V ± 10%

 V_{CC1} and V_{CC2} at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	M-Gr	ade		C-Gra	ade		UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V	High-level output	I _{OH} = -4 mA; see Figure 16	$V_{CCO}^{(1)} - 0.4$	3		$V_{CCO} - 0.6$	2.9		V
V _{он}	voltage	$I_{OH} = -20 \ \mu A$; see Figure 16	V _{CCO} – 0.1	3.3		$V_{CCO} - 0.1$	3.3		v
V		I _{OL} = 4 mA; see Figure 16		0.2	0.4		0.3	0.5	V
V _{OL} Low-level output voltage		I _{OL} = 20 μA; see Figure 16		0	0.1		0	0.1	v
V _{I(HYS)}	Input threshold voltage hysteresis			425			425		mV
I _{IH}	High-level input current	$V_{IH} = V_{CC}$ at INx or ENx			10			10	μA
IIL	Low-level input current	V _{IL} = 0 V at INx or ENx	-10			-10			μA
СМТІ	Common-mode transient immunity	$V_{I} = V_{CCI}$ ⁽¹⁾ or 0 V; see Figure 19	25	50		25	50		kV/µs

(1) V_{CCI} = Input-side supply voltage; V_{CCO} = Output-side supply voltage

7.9 Electrical Characteristics: V_{CC1} and V_{CC2} at 2.7 V (ISO7631FM Only)

 V_{CC1} and V_{CC2} at 2.7 $V^{(1)}$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	High lovel output voltage	$I_{OH} = -4$ mA; see Figure 16	$V_{CCO}^{(2)} - 0.5$	2.4		V
V _{OH}	High-level output voltage	$I_{OH} = -20 \ \mu A$; see Figure 16	V _{CCO} – 0.1	2.7		v
V		I _{OL} = 4 mA; see Figure 16		0.2	0.4	V
V _{OL}	Low-level output voltage	$I_{OL} = 20 \ \mu A$; see Figure 16		0	0.1	v
V _{I(HYS)}	Input threshold voltage hysteresis			350		mV
I _{IH}	High-level input current	V _{IH} = V _{CC} at INx or ENx			10	μA
IIL	Low-level input current	V _{IL} = 0 V at INx or ENx	-10			μA
CMTI	Common-mode transient immunity	$V_{I} = V_{CCI}$ ⁽²⁾ or 0 V; see Figure 19	25	50		kV/µs

(1) Only M-Grade devices are recommended for operation down to 2.7 V supplies. For 2.7 V-operation, max data rate is 100 Mbps. (2) V_{CCI} = Input-side supply voltage; V_{CCO} = Output-side supply voltage

7.10 Power Dissipation Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _D	Maximum Device Power Dissination	$\label{eq:V_CC1} \begin{array}{l} V_{CC1} = V_{CC2} = 5.5 \ \text{V}, \ \text{T}_{\text{J}} = 150^{\circ}\text{C}, \\ \text{CL} = 15 \ \text{pF} \\ \text{Input a 75 MHz 50\% duty cycle} \\ \text{square wave} \end{array}$			399	mW

SLLSEC3E - SEPTEMBER 2012 - REVISED AUGUST 2015

www.ti.com

STRUMENTS

EXAS

7.11 Supply Current Characteristics: V_{CC1} and V_{CC2} at 5 V ± 10%

 V_{CC1} and V_{CC2} at 5 V ± 10% (over recommended operating conditions unless otherwise noted)

			N	I-Grade		C-			
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
ISO7631F									
I _{CC1}	Disable	EN1 = EN2 = 0 V		2.5	4		1.1	1.9	mA
I _{CC2}	Disable	ENT = ENZ = 0 V		3.7	5.4		1.5	2.6	mA
I _{CC1}	DC to 1 Mhrs			2.6	4.1		1.8	2.7	mA
I _{CC2}	DC to 1 Mbps			3.8	5.5		2.6	3.9	mA
I _{CC1}	10 Mhna			3.3	4.5		2.7	3.7	mA
I _{CC2}	10 Mbps	DC Signal: $V_1 = V_{CC}$ or 0 V		4.9	6.6		3.9	5.3	mA
I _{CC1}	OF Mhaa	AC Signal: All channels switching with square wave clock input; $C_1 = 15 \text{ pF}$		4.5	6		4.1	5.4	mA
I _{CC2}	25 Mbps			6.8	9		5.9	7.8	mA
I _{CC1}	150 Mb = -			15	19.5	Not A	Applica	ble	mA
I _{CC2}	150 Mbps			22	30	Not A	Applica	ble	mA
ISO7641F									
I _{CC1}	Disable	EN1 = EN2 = 0 V					1.2	2.1	mA
I _{CC2}	Disable	ENT = ENZ = 0 V					1.6	2.6	mA
I _{CC1}	DC to 1 Mhrs						1.8	2.8	mA
I _{CC2}	DC to 1 Mbps						3.1	4.2	mA
I _{CC1}	40 Mbaa	DC Signal: $V_1 = V_{CC}$ or 0 V,					3	4	mA
I _{CC2}	wave clock input; C _L = 15 pF	AC Signal: All channels switching with square wave clock input: $C_{\rm r} = 15 \text{ pF}$					4.9	6.1	mA
I _{CC1}						4.8	6	mA	
I _{CC2}	25 Mbps						7.7	9.5	mA

8



7.12 Supply Current Characteristics: V_{CC1} at 5 V ± 10% and V_{CC2} at 3.3 V ± 10%

V_{CC1} at 5 V ± 10% and V_{CC2} at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

DADAMETER		TEST CONDITIONS	N	I-Grade		C-	Grade	1	
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
ISO7631F									
I _{CC1}	Disable	EN1 = EN2 = 0 V		2.5	4		1.1	1.9	mA
I _{CC2}	Disable	ENT = ENZ = 0.0		2.7	3.7		0.7	1.3	mA
I _{CC1}	DC to 1 Mbps			2.6	4.1		1.8	2.7	mA
I _{CC2}	DC to T Mbps			2.8	3.8		1.8	2.6	mA
I _{CC1}	10 Mbps			3.3	4.5		2.7	3.7	mA
I _{CC2}	TO Mbps	DC Signal: $V_I = V_{CC}$ or 0 V AC Signal: All channels switching with square		3.5	4.6		2.6	3.5	mA
I _{CC1}	25 Mbps	wave clock input; $C_L = 15 \text{ pF}$		4.5	6		4.1	5.4	mA
I _{CC2}	25 10005			4.7	5.9		3.8	5	mA
I _{CC1}	150 Mbps			15	19.5	Not A	Applica	ble	mA
I _{CC2}		14.	14.6	19	Not A	Applica	ble	mA	
ISO7641F									
I _{CC1}	Disable	EN1 = EN2 = 0 V					1.2	2.1	mA
I _{CC2}	Disable	EINT = EINZ = 0.0					0.8	1.3	mA
I _{CC1}	DC to 1 Mbps						1.8	2.8	mA
I _{CC2}							2	2.9	mA
I _{CC1}	10 Mbps	DC Signal: $V_I = V_{CC}$ or 0 V,					3	4	mA
I _{CC2}		AC Signal: All channels switching with square wave clock input; $C_L = 15 \text{ pF}$					3.2	4.1	mA
I _{CC1}	25 Mbpa						4.8	6	mA
I _{CC2}	25 Mbps						5.1	7	mA

7.13 Supply Current Characteristics: V_{CC1} at 3.3 V \pm 10% and V_{CC2} at 5 V \pm 10%

 V_{CC1} at 3.3 V ± 10% and V_{CC2} at 5 V ± 10% (over recommended operating conditions unless otherwise noted)

		TEST CONDITIONS		I-Grade		C-Grade			UNIT
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
ISO7631F									
I _{CC1}	Disable	EN1 = EN2 = 0 V		1.8	2.8		0.6	1.1	mA
I _{CC2}	Disable	ENT = ENZ = 0.V		3.7	5.4		1.5	2.6	mA
I _{CC1}	DC to 1 Mbps			1.9	2.9		1.2	1.8	mA
I _{CC2}	DC to 1 Mbps			3.8	5.5		2.6	3.9	mA
I _{CC1}	10 Mbps	DC Signal: $V_1 = V_{CC}$ or 0 V AC Signal: All channels switching with square		2.4	3.4		1.8	2.6	mA
I _{CC2}	10 10003			4.9	6.6		3.9	5.3	mA
I _{CC1}	25 Mbps	wave clock input; $C_L = 15 \text{ pF}$		3.2	4.2		2.7	3.6	mA
I _{CC2}	25 10005			6.8	9		5.9	7.8	mA
I _{CC1}	150 Mbps			9.3	12.5	Not A	Applica	ble	mA
I _{CC2}	130 10003			22	30	Not A	Applica	ble	mA
ISO7641F									
I _{CC1}	Disable	EN1 = EN2 = 0 V					0.7	1.1	mA
I _{CC2}	Disable						1.6	2.6	mA
I _{CC1}	DC to 1 Mbps						1.2	1.9	mA
I _{CC2}							3.1	4.2	mA
I _{CC1}	10 Mbps	DC Signal: $V_I = V_{CC}$ or 0 V, AC Signal: All channels switching with square					2	2.8	mA
I _{CC2}		AC Signal: All channels switching with square wave clock input; $C_L = 15 \text{ pF}$					4.9	6.1	mA
I _{CC1}	25 Mbps						3.1	4	mA
I _{CC2}	20 10000						7.7	9.5	mA

Copyright © 2012–2015, Texas Instruments Incorporated

SLLSEC3E - SEPTEMBER 2012 - REVISED AUGUST 2015

www.ti.com

STRUMENTS

EXAS

7.14 Supply Current Characteristics: V_{CC1} and V_{CC2} at 3.3 V ± 10%

 V_{CC1} and V_{CC2} at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

			N	l-Grade		C-	Grade		
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
ISO7631F								•	
I _{CC1}	Disable	EN1 = EN2 = 0 V		1.8	2.8		0.6	1.1	mA
I _{CC2}	Disable	ENT = ENZ = 0.0		2.7	3.7		0.7	1.3	mA
I _{CC1}	DC to 1 Mbps			1.9	2.9		1.2	1.8	mA
I _{CC2}	DC to T Mbps			2.8	3.8		1.8	2.6	mA
I _{CC1}	10 Mbps	DC Signal: $V_I = V_{CC}$ or 0 V AC Signal: All channels switching with square wave clock input; $C_L = 15 \text{ pF}$		2.4	3.4		1.8	2.6	mA
I _{CC2}	TO Mbps			3.5	4.6		2.6	3.5	mA
I _{CC1}	25 Mbps			3.2	4.2		2.7	3.6	mA
I _{CC2}	25 Mbps			4.7	5.9		3.8	5	mA
I _{CC1}	150 Mbps			9.3	12.5	Not A	Applica	ble	mA
I _{CC2}	130 1005			14.6	19	Not A	Applica	ble	mA
ISO7641F									
I _{CC1}	Disable	EN1 = EN2 = 0 V					0.7	1.1	mA
I _{CC2}	Disable						0.8	1.3	mA
I _{CC1}	DC to 1 Mbps						1.2	1.9	mA
I _{CC2}	DC to T Mbps						2	2.9	mA
I _{CC1}	10 Mbps	DC Signal: $V_{I} = V_{CC}$ or 0 V,					2	2.8	mA
I _{CC2}		AC Signal: All channels switching with square wave clock input; $C_1 = 15 \text{ pF}$					3.2	4.1	mA
I _{CC1}	25 Mbpc						3.1	4	mA
I _{CC2}	25 Mbps						5.1	7	mA

7.15 Supply Current Characteristics: V_{CC1} and V_{CC2} at 2.7 V (ISO7631FM Only)

 V_{CC1} and V_{CC2} at 2.7 V (over recommended operating conditions unless otherwise noted)

DADAMETER		TEST CONDITIONS	м	-Grade		
PARAMETER	TER TEST CONDITIONS					UNIT
ISO7631F						
I _{CC1}	Disable	EN1 = EN2 = 0 V		1.5	2.4	mA
I _{CC2}	Disable	ENT = ENZ = 0 V		2.2	3.2	mA
I _{CC1}	DC to 1 Mbps			1.6	2.5	mA
I _{CC2}	DC to T Mbps			2.3	3.2	mA
I _{CC1}	10 Mbps			2	2.9	mA
I _{CC2}		DC Signal: $V_I = V_{CC}$ or 0 V		3	3.9	mA
I _{CC1}	25 Mbps	AC Signal: All channels switching with square wave clock input; $C_L = 15 \text{ pF}$		2.7	3.7	mA
I _{CC2}	25 Mbps			3.9	4.9	mA
I _{CC1}	100 Mbps			5.7	6.8	mA
I _{CC2}				8.6	12	mA

7.16 Switching Characteristics: V_{CC1} and V_{CC2} at 5 V ± 10%

V_{CC1} and V_{CC2} at 5 V ± 10% (over recommended operating conditions unless otherwise noted)

	DADAMETED	TEST CONDITIONS	N	I-Grade			C-Grad	e	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
ISO7631F,	ISO7641F								
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 16	3.5	7	10.5	11	17	28	ns
PWD ⁽¹⁾	Pulse width distortion $ t_{PHL} - t_{PLH} $	See Figure 16			2			3	ns
. (2)		Same-direction Channels			2			3	
t _{sk(o)} ⁽²⁾	Channel-to-channel output skew time	Opposite-direction Channels			3			4	ns
t _{sk(pp)} ⁽³⁾	Part-to-part skew time				4.5			13	ns
t _r	Output signal rise time	See Figure 16		1.6			2.8		ns
t _f	Output signal fall time	See Figure 16		1			2.9		ns
t _{PHZ}	Disable Propagation Delay, high-to-high impedance output	See Figure 17		5	16		8	20	ns
t _{PLZ}	Disable Propagation Delay, low-to-high impedance output	See Figure 17		5	16		7	20	ns
t _{PZH}	Enable Propagation Delay, high impedance-to-high output	See Figure 17		4	16		11000	22000 ⁽⁴⁾	ns
t _{PZL}	Enable Propagation Delay, high impedance-to-low output	See Figure 17		4	16		8	20	ns
t _{fs}	Fail-safe output delay time from input data or power loss	See Figure 18		9.5			9		μs

(1) Also known as Pulse Skew.

(2) t_{sk(0)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

(4) The enable signal rate for C-grade devices should be \leq 45 Kbps.

7.17 Switching Characteristics: V_{CC1} at 5 V ± 10% and V_{CC2} at 3.3 V ± 10%

 V_{CC1} at 5 V ± 10% and V_{CC2} at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

	DADAMETED	TEST CONDITIONS	N	I-Grade			C-Grade	e	UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
ISO7631F,	ISO7641F							·	
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 16	4	8	13	11	18	32	ns
PWD ⁽¹⁾	Pulse width distortion t _{PHL} – t _{PLH}	See Figure 16			2			3.5	ns
t _{sk(o)} (2)	Channel-to-channel output skew time	Same-direction Channels			2.5			4.5	ns
^L sk(o)	Charmer-to-channel output skew time	Opposite-direction Channels			3.5			5.5	115
t _{sk(pp)} ⁽³⁾	Part-to-part skew time				6			15	ns
t _r	Output signal rise time	See Figure 16		2			3.6		ns
t _f	Output signal fall time	See Figure 16		1.2			3.3		ns
t _{PHZ}	Disable Propagation Delay, high-to- high impedance output	See Figure 17		6.5	17		9	20	ns
t _{PLZ}	Disable Propagation Delay, low-to- high impedance output	See Figure 17		6.5	17		8	20	ns
t _{PZH}	Enable Propagation Delay, high impedance-to-high output	See Figure 17		5.5	17		11000	22000 ⁽⁴⁾	ns
t _{PZL}	Enable Propagation Delay, high impedance-to-low output	See Figure 17		5.5	17		10	30	ns
t _{fs}	Fail-safe output delay time from input data or power loss	See Figure 18		9.5			8.5		μs

(1) Also known as Pulse Skew.

(2) t_{sk(0)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

(4) The enable signal rate for C-grade devices should be \leq 45 Kbps.

7.18 Switching Characteristics: V_{CC1} at 3.3 V \pm 10% and V_{CC2} at 5 V \pm 10%

 V_{CC1} at 3.3 V ± 10% and V_{CC2} at 5 V ± 10% (over recommended operating conditions unless otherwise noted)

	DADAMETED	TEST CONDITIONS	N	I-Grade			C-Grad	e	LINUT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
ISO7631F,	ISO7641F								
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 16	4	7.5	12.5	11	18.5	32	ns
PWD ⁽¹⁾	Pulse width distortion t _{PHL} - t _{PLH}	See Figure 16			2			2.5	ns
t (2)		Same-direction Channels			2.5			4.5	
$t_{sk(0)}^{(2)}$	Channel-to-channel output skew time	Opposite-direction Channels			3.5			5.5	ns
t _{sk(pp)} ⁽³⁾	Part-to-part skew time				6			15	ns
t _r	Output signal rise time	See Figure 16		1.7			2.9		ns
t _f	Output signal fall time	See Figure 16		1.1			2.9		ns
t _{PHZ}	Disable Propagation Delay, high-to-high impedance output	See Figure 17		5.5	17		8	20	ns
t _{PLZ}	Disable Propagation Delay, low-to-high impedance output	See Figure 17		5.5	17		7	20	ns
t _{PZH}	Enable Propagation Delay, high impedance-to-high output	See Figure 17		4.5	17		11000	22000 ⁽⁴⁾	ns
t _{PZL}	Enable Propagation Delay, high impedance-to-low output	See Figure 17		4.5	17		8	30	ns
t _{fs}	Fail-safe output delay time from input data or power loss	See Figure 18		9.5			7.5		μs

(1) Also known as Pulse Skew.

(2) t_{sk(0)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

(4) The enable signal rate for C-grade devices should be \leq 45 Kbps.

7.19 Switching Characteristics: V_{CC1} and V_{CC2} at 3.3 V ± 10%

 V_{CC1} and V_{CC2} at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

	DADAMETER	TEST CONDITIONS	Ν	/I-Grade	•		UNIT		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
ISO7631F,	ISO7641F								
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 16	4	8.5	14	12	23	35	ns
PWD ⁽¹⁾	Pulse width distortion t _{PHL} - t _{PLH}	See Figure 16			2			3	ns
• (2)	Channel to shannel sutput skow time	Same-direction Channels			3			5	
$t_{sk(o)}^{(2)}$	Channel-to-channel output skew time	Opposite-direction Channels			4			6	ns
t _{sk(pp)} ⁽³⁾	Part-to-part skew time				6.5			16	ns
t _r	Output signal rise time	See Figure 16		2			3.7		ns
t _f	Output signal fall time	See Figure 16		1.3			3.4		ns
t _{PHZ}	Disable Propagation Delay, high-to-high impedance output	See Figure 17		6.5	17		9	20	ns
t _{PLZ}	Disable Propagation Delay, low-to-high impedance output	See Figure 17		6.5	17		8	20	ns
t _{PZH}	Enable Propagation Delay, high impedance-to-high output	See Figure 17		5.5	17		11000	22000 ⁽⁴⁾	ns
t _{PZL}	Enable Propagation Delay, high impedance-to-low output	See Figure 17		5.5	17		10	30	ns
t _{fs}	Fail-safe output delay time from input data or power loss	See Figure 18		9.2			7.5		μs

(1) Also known as Pulse Skew.

(2) t_{sk(0)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

(4) The enable signal rate for C-grade devices should be \leq 45 Kbps.

7.20 Switching Characteristics: V_{CC1} and V_{CC2} at 2.7 V

V_{CC1} and V_{CC2} at 2.7 V (over recommended operating conditions unless otherwise noted)

	DADAMETED			M-Grade		
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ISO7631F, IS	S07641F					
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 16	5	8	16	ns
PWD ⁽¹⁾	Pulse width distortion t _{PHL} - t _{PLH}	See Figure 16			2.5	ns
 (2) 	Channel to channel autout allow time	Same-direction Channels			4	
t _{sk(o)} ⁽²⁾	Channel-to-channel output skew time	Opposite-direction Channels			5	ns
t _{sk(pp)} ⁽³⁾	Part-to-part skew time				8	ns
t _r	Output signal rise time	See Figure 16		2.3		ns
t _f	Output signal fall time	See Figure 16		1.8		ns
t _{PHZ}	Disable Propagation Delay, high-to-high impedance output	See Figure 17		8	18	ns
t _{PLZ}	Disable Propagation Delay, low-to-high impedance output	See Figure 17		8	18	ns
t _{PZH}	Enable Propagation Delay, high impedance-to- high output	See Figure 17		7	18	ns
t _{PZL}	Enable Propagation Delay, high impedance-to- low output	See Figure 17		7	18	ns
t _{fs}	Fail-safe output delay time from input data or power loss	See Figure 18		8.5		μs

(1) Also known as Pulse Skew.

(2) t_{sk(0)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.


(3) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



ISO7631FM, ISO7631FC, ISO7641FC SLLSEC3E – SEPTEMBER 2012 – REVISED AUGUST 2015


www.ti.com

7.21 Typical Characteristics





Typical Characteristics (continued)




ISO7631FM, ISO7631FC, ISO7641FC

SLLSEC3E - SEPTEMBER 2012-REVISED AUGUST 2015



ÈXAS

Typical Characteristics (continued)




Copyright © 2012–2015, Texas Instruments Incorporated

Product Folder Links: /SO7631FM /SO7631FC /SO7641FC




8 Parameter Measurement Information



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3ns, Z_O = 50 Ω . At the input, 50 Ω resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.


Figure 16. Switching Characteristics Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 10 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3 ns, Z_O = 50 Ω .
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.


Figure 17. Enable/Disable Propagation Delay Time Test Circuit and Waveform

Parameter Measurement Information (continued)



A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.

Figure 18. Failsafe Delay Time Test Circuit and Voltage Waveforms



A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.

Figure 19. Common-Mode Transient Immunity Test Circuit




9 Detailed Description

9.1 Overview

The isolator in Figure 20 is based on a capacitive, isolation-barrier technique. The I/O channel of the device consists of two internal data channels, a high-frequency channel (HF) with a bandwidth from 100 kbps up to 150 Mbps, and a low-frequency channel (LF) covering the range from 100 kbps down to DC. In principle, a single-ended input signal entering the HF-channel is split into a differential signal via the inverter gate at the input. The following capacitor-resistor networks differentiate the signal into transients, which then are converted into differential pulses by two comparators. The comparator outputs drive a NOR-gate flip-flop whose output feeds an output multiplexer. A decision logic (DCL) at the driving output of the flip-flop measures the durations between signal transients. If the duration between two consecutive transients exceeds a certain time limit, (as in the case of a low-frequency signal), the DCL forces the output-multiplexer to switch from the high- to the low-frequency channel.


Because low-frequency input signals require the internal capacitors to assume prohibitively large values, these signals are pulse-width modulated (PWM) with the carrier frequency of an internal oscillator, thus creating a sufficiently high frequency signal, capable of passing the capacitive barrier. As the input is modulated, a low-pass filter (LPF) is needed to remove the high-frequency carrier from the actual data before passing it on to the output multiplexer.



9.2 Functional Block Diagram

Figure 20. ISO7631FM Conceptual Block Diagram

Functional Block Diagram (continued)





9.3 Feature Description

9.3.1 Package Insulation and Safety-Related Specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal to terminal distance through air	8			mm
L(I02) ⁽¹⁾	Minimum external tracking (Creepage)	Shortest terminal to terminal distance across the package surface	8			mm
СТІ	Tracking resistance (Comparative Tracking Index)	DIN EN 60112 (VDE 0303-11); IEC 60112	≥400			V
DTI	Minimum Internal Gap (Internal Clearance)	Distance through the insulation	0.014			mm
C _I ⁽²⁾	Input capacitance	$V_{I} = V_{CC}/2 + 0.4 \text{ sin } (2\pi \text{ft}), \text{ f} = 1\text{MHz}, V_{CC} = 5 \text{ V}$		2		pF

(1) Per JEDEC package dimensions.

(2) Measured from input pin to ground.

NOTE

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.

Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

TEXAS INSTRUMENTS

www.ti.com

Table 1. DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 Insulation Characteristics⁽¹⁾

	PARAMETER	TEST CONDITIONS	SPECIFICATION	UNIT
VIORM	Maximum working insulation voltage		1414	V _{PEAK}
		After Input/Output safety test subgroup 2/3, $V_{PR} = V_{IORM} \times 1.2$, t = 10 s, Partial discharge < 5 pC	1697	
V _{PR}	Input-to-output test voltage	Method a, After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.6$, t = 10 s, Partial Discharge < 5 pC	2262	V _{PEAK}
		Method b1, 100% Production test $V_{PR} = V_{IORM} \times 1.875$, t = 1 s Partial discharge < 5 pC	2652	
V _{IOTM}	Maximum transient overvoltage	V _{TEST} = V _{IOTM} t = 60 sec (Qualification) t = 1 sec (100% Production)	4242	V _{PEAK}
		V _{IO} = 500 V, T _A = 25°C	>10 ¹²	
R_{IO} ⁽²⁾	Isolation resistance, Input to Output	$V_{IO} = 500 \text{ V}, 100^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$	>10 ¹¹	Ω
		$V_{IO} = 500 \text{ V} \text{ at } T_{S} = 150^{\circ}\text{C}$	>10 ⁹	
C _{IO} ⁽²⁾	Barrier capacitance, Input to Output	V _I = 0.4 sin (2πft), f = 1MHz	2	pF
	Pollution degree		2	

(1) Climatic Classification 40/125/21

(2) All pins on each side of the barrier tied together creating a two-terminal device.

Table 2. IEC 60664-1 Ratings Table

PARAMETER	TEST CONDITIONS	SPECIFICATION
Material Group		II
	Rated mains voltage ≤ 300 V _{RMS}	I–IV
Installation classification / Overvoltage category for basic insulation	Rated mains voltage $\leq 600 \text{ V}_{\text{RMS}}$	I–III
	Rated mains voltage ≤ 1000 V _{RMS}	I—II

9.3.1.1 Regulatory Information

VDE	TUV	CSA	UL	CQC
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 61010- 1 (VDE 0411- 1):2011-07	Certified according to EN/UL/CSA 60950-1 and 61010-1	Approved under CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 61010-1	Recognized under 1577 Component Recognition Program	Certified according to GB4943.1-2011
Basic Insulation Maximum Transient Overvoltage, 4242 V _{PK} Maximum Working Voltage, 1414 V _{PK}	3000 V _{RMS} Reinforced Insulation, 400 V _{RMS} maximum working voltage 3000 V _{RMS} Basic Insulation, 600 V _{RMS} maximum working voltage	3000 V _{RMS} Isolation Rating	Single Protection, 2500 V _{RMS} ⁽¹⁾	Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V _{RMS} Maximum Working Voltage
Certificate number: 40016131	Certificate number: U8V 13 09 77311 010	Master contract number: 220991	File number: E181974	Certificate number: CQC14001109542

(1) Production tested \ge 3000 V_{RMS} for 1 second in accordance with UL 1577.

9.3.1.2 Safety Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			$\theta_{JA} = 77.5 \text{ °C/W}, V_I = 5.5V, T_J = 150 \text{°C}, T_A = 25 \text{°C}$			293	
I _S	Is Safety input, output, or supply current	DW-16	$\theta_{JA} = 77.5 \text{ °C/W}, V_I = 3.6V, T_J = 150 \text{°C}, T_A = 25 \text{°C}$			448	mA
	Sarron		$\theta_{JA} = 77.5 \text{ °C/W}, V_I = 2.7V, T_J = 150 \text{°C}, T_A = 25 \text{°C}$			597	
T_S	Maximum safety temperature					150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a High-K Test Board for Leaded Surface Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.




Figure 22. Thermal Derating Curve for Safety Limiting Current per VDE

9.4 Device Functional Modes

INPUT V _{CC}	OUTPUT V _{CC}	INPUT (INx)	OUTPUT ENABLE (ENx)	OUTPUT (OUTx)
		Н	H or Open	Н
PU	PU	L	H or Open	L
PU	FU	Х	L	Z
		Open	H or Open	L
PD	PU	Х	H or Open	L
PD	PU	Х	L	Z
PU	PD	Х	Х	Undetermined

Table 3. Function Table⁽¹⁾

(1) PU = Powered Up($V_{CC} \ge 2.7 V$); PD = Powered Down ($V_{CC} \le 2.1 V$); X = Irrelevant; H = High Level; L = Low Level; Z = High Impedance






Figure 23. Device I/O Schematics

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

ISO7641FC uses single-ended TTL-logic switching technology. It has a supply voltage range from 3 V to 5.5 V for both supplies, V_{CC1} and V_{CC2} . When designing with digital isolators, it is important to note that due to the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

SLLSEC3E - SEPTEMBER 2012 - REVISED AUGUST 2015



www.ti.com

10.2 Typical Application




Figure 24. Isolated Data Acquisition System for Process Control


10.2.1 Design Requirements

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO76xx device only requires two external bypass capacitors to operate.



Typical Application (continued)







10.2.2.1 Typical Supply Current Equations

(Calculated based on room temperature and typical Silicon process)

ISO7631FM:

At $V_{CC1} = V_{CC2} = 3.3 V$	(4)
$I_{CC1} = 1.8072 + 0.0244 \times f + 0.0016 \times f \times C_L$	(1)
$I_{CC2} = 2.4625 + 0.0252 \times f + 0.0033 \times f \times C_L$	(2)
At $V_{CC1} = V_{CC2} = 5 V$	
$I_{CC1} = 2.3183 + 0.04 \times f + 0.0025 \times f \times C_{L}$	(3)
$I_{CC2} = 3.2582 + 0.0403 \times f + 0.0049 \times f \times C_L$	(4)
ISO7631FC:	
At $V_{CC1} = V_{CC2} = 3.3 \text{ V}$	
$I_{CC1} = 1.1762 + 0.0325 \times f + 0.0017 \times f \times C_{L}$	(5)
$I_{CC2} = 1.5285 + 0.0299 \times f + 0.0033 \times f \times C_L$	(6)
At $V_{CC1} = V_{CC2} = 5 V$	
$I_{CC1} = 1.6001 + 0.0528 \times f + 0.0025 \times f \times C_L$	(7)
$I_{CC2} = 2.2032 + 0.0475 \times f + 0.005 \times f \times C_L$	(8)
ISO7641FC:	
At $V_{CC1} = V_{CC2} = 3.3 V$	
$I_{CC1} = 1.2162 + 0.0462 \times f + 0.0017 \times f \times C_{L}$	(9)
$I_{CC2} = 1.8054 + 0.0411 \times f + 0.005 \times f \times C_L$	(10)

SLLSEC3E - SEPTEMBER 2012 - REVISED AUGUST 2015

TEXAS INSTRUMENTS

www.ti.com

Typical Application (continued)


(Calculated based on room temperature and typical Silicon process)

At
$$V_{CC1} = V_{CC2} = 5 V$$

 $I_{CC1} = 1.6583 + 0.0757 \times f + 0.0025 \times f \times C_L$ (11)
 $I_{CC2} = 2.5008 + 0.0655 \times f + 0.0076 \times f \times C_L$ (12)

 I_{CC1} and I_{CC2} are typical supply currents measured in mA; f is data rate measured in Mbps; C_L is the capacitive load on each channel measured in pF.

10.2.3 Application Curves





11 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, a $0.1-\mu$ F bypass capacitor is recommended at input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 data sheet (SLLSEA0).

12 Layout

12.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 30). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power and ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

NOTE

For detailed layout recommendations, see Digital Isolator Design Guide, SLLA284.

12.2 Layout Example




Figure 30. Recommended Layer Stack

Texas Instruments

www.ti.com

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation, see the following:

- Digital Isolator Design Guide, SLLA284
- Transformer Driver for Isolated Power Supplies, SLLSEA0
- Isolation Glossary, SLLA353

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ISO7631FM	Click here	Click here	Click here	Click here	Click here
ISO7631FC	Click here	Click here	Click here	Click here	Click here
ISO7641FC	Click here	Click here	Click here	Click here	Click here

Table 4. Related Links

13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.4 Trademarks

DeviceNet, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7631FCDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7631FC	Samples
ISO7631FCDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7631FC	Samples
ISO7631FMDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7631FM	Samples
ISO7631FMDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7631FM	Samples
ISO7641FCDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7641FC	Samples
ISO7641FCDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7641FC	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

26-Mar-2015

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7631FCDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7631FMDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7641FCDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Mar-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7631FCDWR	SOIC	DW	16	2000	367.0	367.0	38.0
ISO7631FMDWR	SOIC	DW	16	2000	367.0	367.0	38.0
ISO7641FCDWR	SOIC	DW	16	2000	367.0	367.0	38.0

DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- E. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- F. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated