

INA219 Zero-Drift, Bidirectional Current/Power Monitor With I²C Interface

1 Features

- Senses Bus Voltages from 0 to 26 V
- Reports Current, Voltage, and Power
- 16 Programmable Addresses
- High Accuracy: 0.5% (Maximum) Over Temperature (INA219B)
- Filtering Options
- Calibration Registers
- SOT23-8 and SOIC-8 Packages

2 Applications

- Servers
- Telecom Equipment
- Notebook Computers
- Power Management
- Battery Chargers
- Welding Equipment
- Power Supplies
- Test Equipment

3 Description

The INA219 is a current shunt and power monitor with an I²C- or SMBUS-compatible interface. The device monitors both shunt voltage drop and bus supply voltage, with programmable conversion times and filtering. A programmable calibration value, combined with an internal multiplier, enables direct readouts of current in amperes. An additional multiplying register calculates power in watts. The I²C- or SMBUS-compatible interface features 16 programmable addresses.

The INA219 is available in two grades: A and B. The B grade version has higher accuracy and higher precision specifications.

The INA219 senses across shunts on buses that can vary from 0 to 26 V. The device uses a single 3- to 5.5-V supply, drawing a maximum of 1 mA of supply current. The INA219 operates from –40°C to 125°C.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|------------|-------------------|
| INA219 | SOIC (8) | 3.91 mm x 4.90 mm |
| | SOT-23 (8) | 1.63 mm x 2.90 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic




Table of Contents

| | |
|---|--|
| 1 Features 1 2 Applications 1 3 Description 1 4 Revision History 2 5 Related Products 3 6 Pin Configuration and Functions 3 7 Specifications 4 7.1 Absolute Maximum Ratings 4 7.2 ESD Ratings 4 7.3 Recommended Operating Conditions 4 7.4 Thermal Information 4 7.5 Electrical Characteristics 5 7.6 Bus Timing Diagram Definitions 6 7.7 Typical Characteristics 7 8 Detailed Description 9 8.1 Overview 9 8.2 Functional Block Diagram 9 | 8.3 Feature Description 9 8.4 Device Functional Modes 11 8.5 Programming 12 8.6 Register Maps 18 9 Application and Implementation 25 9.1 Application Information 25 9.2 Typical Application 25 10 Power Supply Recommendations 27 11 Layout 27 11.1 Layout Guidelines 27 11.2 Layout Example 27 12 Device and Documentation Support 28 12.1 Community Resources 28 12.2 Trademarks 28 12.3 Electrostatic Discharge Caution 28 12.4 Glossary 28 13 Mechanical, Packaging, and Orderable Information 28 |
|---|--|

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision F (September 2011) to Revision G | Page |
|---|------|
| <ul style="list-style-type: none"> • Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i>, <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section 1 • Updated <i>Bus Timing Diagram Definitions</i> table. I^2C timing table values were previously based on simulation and not characterized 6 | |

| Changes from Revision E (September 2010) to Revision F | Page |
|--|------|
| <ul style="list-style-type: none"> • Changed step 5 and step 6 values in Table 8 26 | |

| Changes from Revision D (September 2010) to Revision E | Page |
|--|------|
| <ul style="list-style-type: none"> • Updated <i>Packaging Information</i> table 3 | |

5 Related Products

| DEVICE | DESCRIPTION |
|--|---|
| INA209 | Current/power monitor with watchdog, peak-hold, and fast comparator functions |
| INA210 , INA211 , INA212 , INA213 , INA214 | Zero-drift, low-cost, analog current shunt monitor series in small package |

6 Pin Configuration and Functions



Pin Functions

| NAME | PIN | | I/O | DESCRIPTION |
|----------------|--------|------|---------------|---|
| | SOT-23 | SOIC | | |
| IN+ | 1 | 8 | Analog Input | Positive differential shunt voltage. Connect to positive side of shunt resistor. |
| IN- | 2 | 7 | Analog Input | Negative differential shunt voltage. Connect to negative side of shunt resistor. Bus voltage is measured from this pin to ground. |
| GND | 3 | 6 | Analog | Ground |
| V _s | 4 | 5 | Analog | Power supply, 3 to 5.5 V |
| SCL | 5 | 4 | Digital Input | Serial bus clock line |
| SDA | 6 | 3 | Digital I/O | Serial bus data line |
| A0 | 7 | 2 | Digital Input | Address pin. Table 1 shows pin settings and corresponding addresses. |
| A1 | 8 | 1 | Digital Input | Address pin. Table 1 shows pin settings and corresponding addresses. |

7 Specifications

7.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|-----------------------------------|--|-----------|----------------------|------|
| V _S | Supply voltage | | 6 | V |
| Analog Inputs IN+, IN– | Differential (V _{IN+} – V _{IN–}) ⁽²⁾ | –26 | 26 | V |
| | Common-mode (V _{IN+} + V _{IN–}) / 2 | –0.3 | 26 | V |
| SDA | | GND – 0.3 | 6 | V |
| SCL | | GND – 0.3 | V _S + 0.3 | V |
| Input current into any pin | | | 5 | mA |
| Open-drain digital output current | | | 10 | mA |
| Operating temperature | | –40 | 125 | °C |
| T _J | Junction temperature | | 150 | °C |
| T _{stg} | Storage temperature | –65 | 150 | °C |

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) V_{IN+} and V_{IN–} may have a differential voltage of –26 to 26 V; however, the voltage at these pins must not exceed the range –0.3 to 26 V.

7.2 ESD Ratings

| | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|
| V _(ESD) | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | ±4000 |
| | | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | ±750 |
| | | Machine Model (MM) | ±200 |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | MIN | NOM | MAX | UNIT |
|-----------------|-----|-----|-----|------|
| V _{CM} | | 12 | | V |
| V _S | | 3.3 | | V |
| T _A | –25 | | 85 | °C |

7.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | INA219 | | UNIT |
|-------------------------------|--|----------|-----------|------|
| | | D (SOIC) | DCN (SOT) | |
| | | 8 PINS | 8 PINS | |
| R _{θJA} | Junction-to-ambient thermal resistance | 111.3 | 135.4 | °C/W |
| R _{θJC(top)} | Junction-to-case (top) thermal resistance | 55.9 | 68.1 | °C/W |
| R _{θJB} | Junction-to-board thermal resistance | 52 | 48.9 | °C/W |
| ψ _{JT} | Junction-to-top characterization parameter | 10.7 | 9.9 | °C/W |
| ψ _{JB} | Junction-to-board characterization parameter | 51.5 | 48.4 | °C/W |
| R _{θJC(bot)} | Junction-to-case (bottom) thermal resistance | N/A | N/A | °C/W |

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

7.5 Electrical Characteristics:

At $T_A = 25^\circ\text{C}$, $V_S = 3.3\text{ V}$, $V_{IN+} = 12\text{ V}$, $V_{SHUNT} = (V_{IN+} - V_{IN-}) = 32\text{ mV}$, $\text{PGA} = /1$, and $\text{BRNG}^{(1)} = 1$, unless otherwise noted.

| PARAMETER | TEST CONDITIONS | INA219A | | | INA219B | | | UNIT | |
|---|---|---|-----|---------------|---------------|-----|---------------|----------------------|----------|
| | | MIN | TYP | MAX | MIN | TYP | MAX | | |
| INPUT | | | | | | | | | |
| V_{SHUNT} | Full-scale current sense (input) voltage range | PGA = /1 | 0 | | ±40 | 0 | | ±40 | mV |
| | | PGA = /2 | 0 | | ±80 | 0 | | ±80 | mV |
| | | PGA = /4 | 0 | | ±160 | 0 | | ±160 | mV |
| | | PGA = /8 | 0 | | ±320 | 0 | | ±320 | mV |
| Bus voltage (input voltage) range ⁽²⁾ | BRNG = 1 | 0 | | 32 | 0 | | 32 | V | |
| | BRNG = 0 | 0 | | 16 | 0 | | 16 | V | |
| CMRR | Common-mode rejection | $V_{IN+} = 0$ to 26 V | 100 | 120 | | 100 | 120 | | dB |
| V_{OS} | Offset voltage, RTI ⁽³⁾ vs Temperature | PGA = /1 | | ±10 | ±100 | | ±10 | ±50 ⁽⁴⁾ | µV |
| | | PGA = /2 | | ±20 | ±125 | | ±20 | ±75 ⁽⁴⁾ | µV |
| | | PGA = /4 | | ±30 | ±150 | | ±30 | ±75 ⁽⁴⁾ | µV |
| | | PGA = /8 | | ±40 | ±200 | | ±40 | ±100 ⁽⁴⁾ | µV |
| | | $T_A = -25^\circ\text{C}$ to 85°C | | 0.1 | | | 0.1 | | µV/°C |
| PSRR | vs Power Supply | $V_S = 3$ to 5.5 V | | 10 | | | 10 | | µV/V |
| | Current sense gain error vs Temperature | $T_A = -25^\circ\text{C}$ to 85°C | | ±40 | | | ±40 | | m% |
| | IN+ pin input bias current | Active mode | | 20 | | | 20 | | µA |
| | IN– pin input bias current V_{IN-} pin input impedance | Active mode | | 20 320 | | | 20 320 | | µA kΩ |
| | IN+ pin input leakage ⁽⁵⁾ | Power-down mode | | 0.1 | ±0.5 | | 0.1 | ±0.5 | µA |
| | IN– pin input leakage ⁽⁵⁾ | Power-down mode | | 0.1 | ±0.5 | | 0.1 | ±0.5 | µA |
| DC ACCURACY | | | | | | | | | |
| | ADC basic resolution | | | 12 | | | 12 | | bits |
| | Shunt voltage, 1 LSB step size | | | 10 | | | 10 | | µV |
| | Bus voltage, 1 LSB step size | | | 4 | | | 4 | | mV |
| | Current measurement error over Temperature | | | ±0.2% | ±0.5% | | ±0.2% | ±0.3% ⁽⁴⁾ | |
| | | $T_A = -25^\circ\text{C}$ to 85°C | | | | ±1% | | ±0.5% ⁽⁴⁾ | |
| | Bus voltage measurement error over Temperature | | | ±0.2% | ±0.5% | | ±0.2% | ±0.5% | |
| | | $T_A = -25^\circ\text{C}$ to 85°C | | | | ±1% | | ±1% | |
| | Differential nonlinearity | | | ±0.1 | | | ±0.1 | | LSB |
| ADC TIMING | | | | | | | | | |
| ADC conversion time | 12 bit | | | 532 | 586 | | 532 | 586 | µs |
| | 11 bit | | | 276 | 304 | | 276 | 304 | µs |
| | 10 bit | | | 148 | 163 | | 148 | 163 | µs |
| | 9 bit | | | 84 | 93 | | 84 | 93 | µs |
| | Minimum convert input low time | | | 4 | | | 4 | | µs |
| SMBus | | | | | | | | | |
| | SMBus timeout ⁽⁶⁾ | | | 28 | 35 | | 28 | 35 | ms |
| DIGITAL INPUTS (SDA as Input, SCL, A0, A1) | | | | | | | | | |
| | Input capacitance | | | 3 | | | 3 | | pF |
| | Leakage input current | $0 \leq V_{IN} \leq V_S$ | | 0.1 | 1 | | 0.1 | 1 | µA |
| | V_{IH} input logic level | | | 0.7 (V_S) | | 6 | 0.7 (V_S) | | V |
| | V_{IL} input logic level | | | –0.3 | 0.3 (V_S) | | –0.3 | 0.3 (V_S) | V |

(1) BRNG is bit 13 of the Configuration register 00h in [Figure 19](#).

(2) This parameter only expresses the full-scale range of the ADC scaling. In no event should more than 26 V be applied to this device.

(3) Referred-to-input (RTI)

(4) Indicates improved specifications of the INA219B.

(5) Input leakage is positive (current flowing into the pin) for the conditions shown at the top of the table. Negative leakage currents can occur under different input conditions.

(6) SMBus timeout in the INA219 resets the interface any time SCL or SDA is low for over 28 ms.

Electrical Characteristics: (continued)


 At $T_A = 25^\circ\text{C}$, $V_S = 3.3\text{ V}$, $V_{IN+} = 12\text{V}$, $V_{SHUNT} = (V_{IN+} - V_{IN-}) = 32\text{ mV}$, $\text{PGA} = /1$, and $\text{BRNG}^{(1)} = 1$, unless otherwise noted.

| PARAMETER | TEST CONDITIONS | INA219A | | | INA219B | | | UNIT |
|---|---------------------------------|---------|------|-----|---------|------|-----|---------------|
| | | MIN | TYP | MAX | MIN | TYP | MAX | |
| Hysteresis | | | 500 | | | 500 | | mV |
| OPEN-DRAIN DIGITAL OUTPUTS (SDA) | | | | | | | | |
| Logic 0 output level | $I_{\text{SINK}} = 3\text{ mA}$ | | 0.15 | 0.4 | | 0.15 | 0.4 | V |
| High-level output leakage current | $V_{\text{OUT}} = V_S$ | | 0.1 | 1 | | 0.1 | 1 | μA |
| POWER SUPPLY | | | | | | | | |
| Operating supply range | | 3 | | 5.5 | 3 | | 5.5 | V |
| Quiescent current | | | 0.7 | 1 | | 0.7 | 1 | mA |
| Quiescent current, power-down mode | | | 6 | 15 | | 6 | 15 | μA |
| Power-on reset threshold | | | 2 | | | 2 | | V |

7.6 Bus Timing Diagram Definitions⁽¹⁾

| | | FAST MODE | | HIGH-SPEED MODE | | UNIT |
|----------------------|--|-----------|------|-----------------|------|------|
| | | MIN | MAX | MIN | MAX | |
| f_{SCL} | SCL operating frequency | 0.001 | 0.4 | 0.001 | 2.56 | MHz |
| $t_{\text{(BUF)}}$ | Bus free time between STOP and START condition | 1300 | | 160 | | ns |
| $t_{\text{(HDSTA)}}$ | Hold time after repeated START condition. After this period, the first clock is generated. | 600 | | 160 | | ns |
| $t_{\text{(SUSTA)}}$ | Repeated START condition setup time | 600 | | 160 | | ns |
| $t_{\text{(SUSTO)}}$ | STOP condition setup time | 600 | | 160 | | ns |
| $t_{\text{(HDDAT)}}$ | Data hold time | 0 | 900 | 0 | 90 | ns |
| $t_{\text{(SUDAT)}}$ | Data setup time | 100 | | 10 | | ns |
| $t_{\text{(LOW)}}$ | SCL clock LOW period | 1300 | | 250 | | ns |
| $t_{\text{(HIGH)}}$ | SCL clock HIGH period | 600 | | 60 | | ns |
| $t_{\text{F DA}}$ | Data fall time | | 300 | | 150 | ns |
| $t_{\text{F CL}}$ | Clock fall time | | 300 | | 40 | ns |
| $t_{\text{R CL}}$ | Clock rise time | | 300 | | 40 | ns |
| $t_{\text{R CL}}$ | Clock rise time for $\text{SCLK} \leq 100\text{kHz}$ | | 1000 | | | ns |

(1) Values based on a statistical analysis of a one-time sample of devices. Minimum and maximum values are not ensured and not production tested.


Figure 1. Bus Timing Diagram

7.7 Typical Characteristics

At $T_A = 25^\circ\text{C}$, $V_S = 3.3\text{ V}$, $V_{IN+} = 12\text{ V}$, $V_{SHUNT} = (V_{IN+} - V_{IN-}) = 32\text{ mV}$, $\text{PGA} = /1$, and $\text{BRNG} = 1$, unless otherwise noted.




Figure 2. Frequency Response




Figure 3. ADC Shunt Offset vs Temperature




Figure 4. ADC Shunt Gain Error vs Temperature




Figure 5. ADC Bus Voltage Offset vs Temperature




Figure 6. ADC Bus Gain Error vs Temperature




Figure 7. Integral Nonlinearity vs Input Voltage

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, $V_S = 3.3\text{ V}$, $V_{IN+} = 12\text{ V}$, $V_{SHUNT} = (V_{IN+} - V_{IN-}) = 32\text{ mV}$, $\text{PGA} = /1$, and $\text{BRNG} = 1$, unless otherwise noted.




Figure 8. Input Currents With Large Differential Voltages (V_{IN+} at 12 V, Sweep Of V_{IN-})




Figure 9. Active I_Q vs Temperature




Figure 10. Shutdown I_Q vs Temperature




Figure 11. Active I_Q vs I^2C Clock Frequency




Figure 12. Shutdown I_Q vs I^2C Clock Frequency

8 Detailed Description

8.1 Overview

The INA219 is a digital current sense amplifier with an I²C- and SMBus-compatible interface. It provides digital current, voltage, and power readings necessary for accurate decision-making in precisely-controlled systems. Programmable registers allow flexible configuration for measurement resolution as well as continuous-versus-triggered operation. Detailed register information appears at the end of this data sheet, beginning with [Table 2](#). See the [Functional Block Diagram](#) section for a block diagram of the INA219 device.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Basic ADC Functions

The two analog inputs to the INA219, IN+ and IN–, connect to a shunt resistor in the bus of interest. The INA219 is typically powered by a separate supply from 3 to 5.5 V. The bus being sensed can vary from 0 to 26 V. There are no special considerations for power-supply sequencing (for example, a bus voltage can be present with the supply voltage off, and vice-versa). The INA219 senses the small drop across the shunt for shunt voltage, and senses the voltage with respect to ground from IN– for the bus voltage. [Figure 13](#) shows this operation.

When the INA219 is in the normal operating mode (that is, MODE bits of the Configuration register are set to 111), it continuously converts the shunt voltage up to the number set in the shunt voltage averaging function (Configuration register, SADC bits). The device then converts the bus voltage up to the number set in the bus voltage averaging (Configuration register, BADC bits). The Mode control in the Configuration register also permits selecting modes to convert only voltage or current, either continuously or in response to an event (triggered).

All current and power calculations are performed in the background and do not contribute to conversion time; conversion times shown in the [Electrical Characteristics](#): can be used to determine the actual conversion time.

Power-Down mode reduces the quiescent current and turns off current into the INA219 inputs, avoiding any supply drain. Full recovery from Power-Down requires 40 μs. ADC Off mode (set by the Configuration register, MODE bits) stops all conversions.

Writing any of the triggered convert modes into the Configuration register (even if the desired mode is already programmed into the register) triggers a single-shot conversion. [Table 6](#) lists the triggered convert mode settings.

Feature Description (continued)




Figure 13. INA219 Configured for Shunt and Bus Voltage Measurement

Although the INA219 can be read at any time, and the data from the last conversion remain available, the conversion ready bit (Status register, CNVR bit) is provided to help coordinate one-shot or triggered conversions. The conversion ready bit is set after all conversions, averaging, and multiplication operations are complete.

The conversion ready bit clears under any of these conditions:

- Writing to the Configuration register, except when configuring the MODE bits for power down or ADC off (disable) modes
- Reading the Status register
- Triggering a single-shot conversion with the convert pin

8.3.1.1 Power Measurement

Current and bus voltage are converted at different points in time, depending on the resolution and averaging mode settings. For instance, when configured for 12-bit and 128 sample averaging, up to 68 ms in time between sampling these two values is possible. Again, these calculations are performed in the background and do not add to the overall conversion time.

8.3.1.2 PGA Function

If larger full-scale shunt voltages are desired, the INA219 provides a PGA function that increases the full-scale range up to 2, 4, or 8 times (320 mV). Additionally, the bus voltage measurement has two full-scale ranges: 16 or 32 V.

8.3.1.3 Compatibility With TI Hot Swap Controllers

The INA219 is designed for compatibility with hot swap controllers such as the TI [TPS2490](#). The TPS2490 uses a high-side shunt with a limit at 50 mV; the INA219 full-scale range of 40 mV enables the use of the same shunt for current sensing below this limit. When sensing is required at (or through) the 50-mV sense point of the TPS2490, the PGA of the INA219 can be set to /2 to provide an 80-mV full-scale range.

8.4 Device Functional Modes

8.4.1 Filtering and Input Considerations

Measuring current is often noisy, and such noise can be difficult to define. The INA219 offers several options for filtering by choosing resolution and averaging in the Configuration register. These filtering options can be set independently for either voltage or current measurement.

The internal ADC is based on a delta-sigma ($\Delta\Sigma$) front-end with a 500-kHz ($\pm 30\%$) typical sampling rate. This architecture has good inherent noise rejection; however, transients that occur at or very close to the sampling rate harmonics can cause problems. Because these signals are at 1 MHz and higher, they can be dealt with by incorporating filtering at the input of the INA219. The high frequency enables the use of low-value series resistors on the filter for negligible effects on measurement accuracy. In general, filtering the INA219 input is only necessary if there are transients at exact harmonics of the 500-kHz ($\pm 30\%$) sampling rate (>1 MHz). Filter using the lowest possible series resistance and ceramic capacitor. Recommended values are 0.1 to 1 μF . Figure 14 shows the INA219 with an additional filter added at the input.




Figure 14. INA219 With Input Filtering

Overload conditions are another consideration for the INA219 inputs. The INA219 inputs are specified to tolerate 26 V across the inputs. A large differential scenario might be a short to ground on the load side of the shunt. This type of event can result in full power-supply voltage across the shunt (as long the power supply or energy storage capacitors support it). It must be remembered that removing a short to ground can result in inductive kickbacks that could exceed the 26-V differential and common-mode rating of the INA219. Inductive kickback voltages are best dealt with by zener-type transient-absorbing devices combined with sufficient energy storage capacitance.

In applications that do not have large energy storage electrolytics on one or both sides of the shunt, an input overstress condition may result from an excessive dV/dt of the voltage applied to the input. A hard physical short is the most likely cause of this event, particularly in applications with no large electrolytics present. This problem occurs because an excessive dV/dt can activate the ESD protection in the INA219 in systems where large currents are available. Testing has demonstrated that the addition of 10- Ω resistors in series with each input of the INA219 sufficiently protects the inputs against dV/dt failure up to the 26-V rating of the INA219. These resistors have no significant effect on accuracy.

8.5 Programming

An important aspect of the INA219 device is that it measure current or power if it is programmed based on the system. The device measures both the differential voltage applied between the IN+ and IN- input pins and the voltage at IN- pin. In order for the device to report both current and power values, the user must program the resolution of the Current Register (04h) and the value of the shunt resistor (R_{SHUNT}) present in the application to develop the differential voltage applied between the input pins. Both the Current_LSB and shunt resistor value are used in the calculation of the Calibration Register value that the device uses to calculate the corresponding current and power values based on the measured shunt and bus voltages.

After programming the Calibration Register, the Current Register (04h) and Power Register (03h) update accordingly based on the corresponding shunt voltage and bus voltage measurements. Until the Calibration Register is programmed, the Current Register (04h) and Power Register (03h) remain at zero.

8.5.1 Programming the Calibration Register

The Calibration Register is calculated based on [Equation 1](#). This equation includes the term Current_LSB, which is the programmed value for the LSB for the Current Register (04h). The user uses this value to convert the value in the Current Register (04h) to the actual current in amperes. The highest resolution for the Current Register (04h) can be obtained by using the smallest allowable Current_LSB based on the maximum expected current as shown in [Equation 2](#). While this value yields the highest resolution, it is common to select a value for the Current_LSB to the nearest round number above this value to simplify the conversion of the Current Register (04h) and Power Register (03h) to amperes and watts respectively. The R_{SHUNT} term is the value of the external shunt used to develop the differential voltage across the input pins. The Power Register (03h) is internally set to be 20 times the programmed Current_LSB see [Equation 3](#).

$$\text{Cal} = \text{trunc} \left[\frac{0.04096}{\text{Current_LSB} \times R_{SHUNT}} \right]$$

where

- 0.04096 is an internal fixed value used to ensure scaling is maintained properly (1)

$$\text{Current_LSB} = \frac{\text{Maximum Expected Current}}{2^{15}} \quad (2)$$

$$\text{Power_LSB} = 20 \text{ Current_LSB} \quad (3)$$

Shunt voltage is calculated by multiplying the Shunt Voltage Register contents with the Shunt Voltage LSB of 10 μV .

The Bus Voltage register bits are not right-aligned. In order to compute the value of the Bus Voltage, Bus Voltage Register contents must be shifted right by three bits. This shift puts the BD0 bit in the LSB position so that the contents can be multiplied by the Bus Voltage LSB of 4-mV to compute the bus voltage measured by the device.

After programming the Calibration Register, the value expected in the Current Register (04h) can be calculated by multiplying the Shunt Voltage register contents by the Calibration Register and then dividing by 4096 as shown in [Equation 4](#). To obtain a value in amperes the Current register value is multiplied by the programmed Current_LSB.

$$\text{Current Register} = \frac{\text{Shunt Voltage Register} \times \text{Calibration Register}}{4096} \quad (4)$$

The value expected in the Power register (03h) can be calculated by multiplying the Current register value by the Bus Voltage register value and then dividing by 5000 as shown in [Equation 5](#). Power Register content is multiplied by Power LSB which is 20 times the Current_LSB for a power value in watts.

$$\text{Power Register} = \frac{\text{Current Register} \times \text{Bus Voltage Register}}{5000} \quad (5)$$

Programming (continued)

8.5.2 Programming the Power Measurement Engine

8.5.2.1 Calibration Register and Scaling

The Calibration Register enables the user to scale the Current Register (04h) and Power Register (03h) to the most useful value for a given application. For example, set the Calibration Register such that the largest possible number is generated in the Current Register (04h) or Power Register (03h) at the expected full-scale point. This approach yields the highest resolution using the previously calculated minimum Current_LSB in the equation for the Calibration Register. The Calibration Register can also be selected to provide values in the Current Register (04h) and Power Register (03h) that either provide direct decimal equivalents of the values being measured, or yield a round LSB value for each corresponding register. After these choices have been made, the Calibration Register also offers possibilities for end user system-level calibration. After determining the exact current by using an external ammeter, the value of the Calibration Register can then be adjusted based on the measured current result of the INA219 to cancel the total system error as shown in [Equation 6](#).

$$\text{Corrected_Full_Scale_Cal} = \text{trunc} \left(\frac{\text{Cal} \times \text{MeasShuntCurrent}}{\text{INA219_Current}} \right) \quad (6)$$

8.5.3 Simple Current Shunt Monitor Usage (No Programming Necessary)

The INA219 can be used without any programming if it is only necessary to read a shunt voltage drop and bus voltage with the default 12-bit resolution, 320-mV shunt full-scale range (PGA = /8), 32-V bus full-scale range, and continuous conversion of shunt and bus voltage.

Without programming, current is measured by reading the shunt voltage. The Current register and Power register are only available if the Calibration register contains a programmed value.

8.5.4 Default Settings

The default power-up states of the registers are shown in the [Register Details](#) section of this data sheet. These registers are volatile, and if programmed to other than default values, must be re-programmed at every device power-up. Detailed information on programming the Calibration register specifically is given in the section, [Programming the Calibration Register](#).

8.5.5 Bus Overview

The INA219 offers compatibility with both I²C and SMBus interfaces. The I²C and SMBus protocols are essentially compatible with one another.

The I²C interface is used throughout this data sheet as the primary example, with SMBus protocol specified only when a difference between the two systems is being addressed. Two bidirectional lines, SCL and SDA, connect the INA219 to the bus. Both SCL and SDA are open-drain connections.

The device that initiates the transfer is called a *master*, and the devices controlled by the master are *slaves*. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates START and STOP conditions.

To address a specific device, the master initiates a START condition by pulling the data signal line (SDA) from a HIGH to a LOW logic level while SCL is HIGH. All slaves on the bus shift in the slave address byte on the rising edge of SCL, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an Acknowledge and pulling SDA LOW.

Data transfer is then initiated and eight bits of data are sent, followed by an *Acknowledge* bit. During data transfer, SDA must remain stable while SCL is HIGH. Any change in SDA while SCL is HIGH is interpreted as a START or STOP condition.

Once all data have been transferred, the master generates a STOP condition, indicated by pulling SDA from LOW to HIGH while SCL is HIGH. The INA219 includes a 28-ms timeout on its interface to prevent locking up an SMBus.

Programming (continued)

8.5.5.1 Serial Bus Address

To communicate with the INA219, the master must first address slave devices through a slave address byte. The slave address byte consists of seven address bits, and a direction bit indicating the intent of executing a read or write operation.

The INA219 has two address pins, A0 and A1. [Table 1](#) describes the pin logic levels for each of the 16 possible addresses. The state of pins A0 and A1 is sampled on every bus communication and should be set before any activity on the interface occurs. The address pins are read at the start of each communication event.

Table 1. INA219 Address Pins and Slave Addresses

| A1 | A0 | SLAVE ADDRESS |
|-----------------|-----------------|---------------|
| GND | GND | 1000000 |
| GND | V _{S+} | 1000001 |
| GND | SDA | 1000010 |
| GND | SCL | 1000011 |
| V _{S+} | GND | 1000100 |
| V _{S+} | V _{S+} | 1000101 |
| V _{S+} | SDA | 1000110 |
| V _{S+} | SCL | 1000111 |
| SDA | GND | 1001000 |
| SDA | V _{S+} | 1001001 |
| SDA | SDA | 1001010 |
| SDA | SCL | 1001011 |
| SCL | GND | 1001100 |
| SCL | V _{S+} | 1001101 |
| SCL | SDA | 1001110 |
| SCL | SCL | 1001111 |

8.5.5.2 Serial Interface

The INA219 operates only as a slave device on the I²C bus and SMBus. Connections to the bus are made through the open-drain I/O lines SDA and SCL. The SDA and SCL pins feature integrated spike suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. The INA219 supports the transmission protocol for fast (1- to 400-kHz) and high-speed (1-kHz to 2.56-MHz) modes. All data bytes are transmitted most significant byte first.

8.5.6 Writing to and Reading from the INA219


Accessing a particular register on the INA219 is accomplished by writing the appropriate value to the register pointer. Refer to [Table 2](#) for a complete list of registers and corresponding addresses. The value for the register pointer as shown in [Figure 18](#) is the first byte transferred after the slave address byte with the R/W bit LOW. Every write operation to the INA219 requires a value for the register pointer.

Writing to a register begins with the first byte transmitted by the master. This byte is the slave address, with the R/W bit LOW. The INA219 then acknowledges receipt of a valid address. The next byte transmitted by the master is the address of the register to which data will be written. This register address value updates the register pointer to the desired register. The next two bytes are written to the register addressed by the register pointer. The INA219 acknowledges receipt of each data byte. The master may terminate data transfer by generating a START or STOP condition.

When reading from the INA219, the last value stored in the register pointer by a write operation determines which register is read during a read operation. To change the register pointer for a read operation, a new value must be written to the register pointer. This write is accomplished by issuing a slave address byte with the R/W bit LOW, followed by the register pointer byte. No additional data are required. The master then generates a START condition and sends the slave address byte with the R/W bit HIGH to initiate the read command. The next byte is transmitted by the slave and is the most significant byte of the register indicated by the register


pointer. This byte is followed by an *Acknowledge* from the master; then the slave transmits the least significant byte. The master acknowledges receipt of the data byte. The master may terminate data transfer by generating a *Not-Acknowledge* after receiving any data byte, or generating a START or STOP condition. If repeated reads from the same register are desired, it is not necessary to continually send the register pointer bytes; the INA219 retains the register pointer value until it is changed by the next write operation.

[Figure 15](#) and [Figure 16](#) show write and read operation timing diagrams, respectively. Note that register bytes are sent most-significant byte first, followed by the least significant byte. [Figure 17](#) shows the timing diagram for the SMBus Alert response operation. [Figure 18](#) shows a typical register pointer configuration.



NOTE (1): The value of the Slave Address Byte is determined by the settings of the A0 and A1 pins. Refer to Table 1.

Figure 15. Timing Diagram for Write Word Format




NOTES: (1) The value of the Slave Address Byte is determined by the settings of the A0 and A1 pins. Refer to Table 1.

(2) Read data is from the last register pointer location. If a new register is desired, the register pointer must be updated. See Figure 19.


(3) ACK by Master can also be sent.

Figure 16. Timing Diagram for Read Word Format



NOTE (1): The value of the Slave Address Byte is determined by the settings of the A0 and A1 pins. Refer to Table 1.

Figure 17. Timing Diagram for SMBus Alert



NOTE (1): The value of the Slave Address Byte is determined by the settings of the A0 and A1 pins. Refer to Table 1.

Figure 18. Typical Register Pointer Set

8.5.6.1 High-Speed I²C Mode

When the bus is idle, both the SDA and SCL lines are pulled high by the pull-up devices. The master generates a start condition followed by a valid serial byte containing high-speed (HS) master code 00001XXX. This transmission is made in fast (400 kbps) or standard (100 kbps) (F/S) mode at no more than 400 kbps. The INA219 does not acknowledge the HS master code, but does recognize it and switches its internal filters to support 2.56 Mbps operation.

The master then generates a repeated start condition (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S mode, except that transmission speeds up to 2.56 Mbps are allowed. Instead of using a stop condition, repeated start conditions should be used to secure the bus in HS-mode. A stop condition ends the HS-mode and switches all the internal filters of the INA219 to support the F/S mode. For bus timing, see [Bus Timing Diagram Definitions^{\(1\)}](#) and [Figure 1](#).

8.5.6.2 Power-Up Conditions

Power-up conditions apply to a software reset through the RST bit (bit 15) in the Configuration register, or the I²C bus General Call Reset.

(1) Values based on a statistical analysis of a one-time sample of devices. Minimum and maximum values are not ensured and not production tested.

8.6 Register Maps

8.6.1 Register Information

The INA219 uses a bank of registers for holding configuration settings, measurement results, maximum/minimum limits, and status information. [Table 2](#) summarizes the INA219 registers; [Functional Block Diagram](#) shows registers.

Register contents are updated 4 μ s after completion of the write command. Therefore, a 4- μ s delay is required between completion of a write to a given register and a subsequent read of that register (without changing the pointer) when using SCL frequencies in excess of 1 MHz.

Table 2. Summary of Register Set

| POINTER ADDRESS | REGISTER NAME | FUNCTION | POWER-ON RESET | | TYPE ⁽¹⁾ |
|-----------------|------------------------|--|-------------------|------|---------------------|
| | | | BINARY | HEX | |
| 00 | Configuration | All-register reset, settings for bus voltage range, PGA Gain, ADC resolution/averaging. | 00111001 10011111 | 399F | R/W |
| 01 | Shunt voltage | Shunt voltage measurement data. | Shunt voltage | — | R |
| 02 | Bus voltage | Bus voltage measurement data. | Bus voltage | — | R |
| 03 | Power ⁽²⁾ | Power measurement data. | 00000000 00000000 | 0000 | R |
| 04 | Current ⁽²⁾ | Contains the value of the current flowing through the shunt resistor. | 00000000 00000000 | 0000 | R |
| 05 | Calibration | Sets full-scale range and LSB of current and power measurements. Overall system calibration. | 00000000 00000000 | 0000 | R/W |

(1) Type: R = Read only, R/W = Read/Write.

(2) The Power register and Current register default to 0 because the Calibration register defaults to 0, yielding a zero current value until the Calibration register is programmed.

8.6.2 Register Details

All INA219 16-bit registers are actually two 8-bit bytes through the I²C interface.

8.6.2.1 Configuration Register (address = 00h) [reset = 399Fh]

Figure 19. Configuration Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|-------|-------|-------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| RST | — | BRNG | PG1 | PG0 | BADC 4 | BADC 3 | BADC 2 | BADC 1 | SADC 4 | SADC 3 | SADC 2 | SADC 1 | MODE 3 | MODE 2 | MODE 1 |
| R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-1 | R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 3. Bit Descriptions

| | |
|--------------|--|
| RST: | Reset Bit |
| Bit 15 | Setting this bit to '1' generates a system reset that is the same as power-on reset. Resets all registers to default values; this bit self-clears. |
| BRNG: | Bus Voltage Range |
| Bit 13 | 0 = 16V FSR 1 = 32V FSR (default value) |
| PG: | PGA (Shunt Voltage Only) |
| Bits 11, 12 | Sets PGA gain and range. Note that the PGA defaults to ÷8 (320mV range). Table 4 shows the gain and range for the various product gain settings. |

Table 4. PG Bit Settings⁽¹⁾

| PG1 | PG0 | GAIN | Range |
|-----|-----|------|---------|
| 0 | 0 | 1 | ±40 mV |
| 0 | 1 | /2 | ±80 mV |
| 1 | 0 | /4 | ±160 mV |
| 1 | 1 | /8 | ±320 mV |

(1) Shaded values are default.

| | |
|--------------|---|
| BADC: | BADC Bus ADC Resolution/Averaging |
| Bits 7–10 | These bits adjust the Bus ADC resolution (9-, 10-, 11-, or 12-bit) or set the number of samples used when averaging results for the Bus Voltage Register (02h). |

SADC: **SADC Shunt ADC Resolution/Averaging**

Bits 3–6

These bits adjust the Shunt ADC resolution (9-, 10-, 11-, or 12-bit) or set the number of samples used when averaging results for the Shunt Voltage Register (01h).
 BADC (Bus) and SADC (Shunt) ADC resolution/averaging and conversion time settings are shown in [Table 5](#).

Table 5. ADC Settings⁽¹⁾

| ADC4 | ADC3 | ADC2 | ADC1 | Mode/Samples | Conversion Time |
|------|------------------|------|------|--------------|-----------------|
| 0 | X ⁽²⁾ | 0 | 0 | 9 bit | 84 μs |
| 0 | X ⁽²⁾ | 0 | 1 | 10 bit | 148 μs |
| 0 | X ⁽²⁾ | 1 | 0 | 11 bit | 276 μs |
| 0 | X ⁽²⁾ | 1 | 1 | 12 bit | 532 μs |
| 1 | 0 | 0 | 0 | 12 bit | 532 μs |
| 1 | 0 | 0 | 1 | 2 | 1.06 ms |
| 1 | 0 | 1 | 0 | 4 | 2.13 ms |
| 1 | 0 | 1 | 1 | 8 | 4.26 ms |
| 1 | 1 | 0 | 0 | 16 | 8.51 ms |
| 1 | 1 | 0 | 1 | 32 | 17.02 ms |
| 1 | 1 | 1 | 0 | 64 | 34.05 ms |
| 1 | 1 | 1 | 1 | 128 | 68.10 ms |

(1) Shaded values are default.

(2) X = Don't care

MODE: **Operating Mode**

Bits 0–2

Selects continuous, triggered, or power-down mode of operation. These bits default to continuous shunt and bus measurement mode. The mode settings are shown in [Table 6](#).

Table 6. Mode Settings⁽¹⁾

| MODE3 | MODE2 | MODE1 | MODE |
|-------|-------|-------|---------------------------|
| 0 | 0 | 0 | Power-down |
| 0 | 0 | 1 | Shunt voltage, triggered |
| 0 | 1 | 0 | Bus voltage, triggered |
| 0 | 1 | 1 | Shunt and bus, triggered |
| 1 | 0 | 0 | ADC off (disabled) |
| 1 | 0 | 1 | Shunt voltage, continuous |
| 1 | 1 | 0 | Bus voltage, continuous |
| 1 | 1 | 1 | Shunt and bus, continuous |

(1) Shaded values are default.

8.6.3 Data Output Registers

8.6.3.1 Shunt Voltage Register (address = 01h)

The Shunt Voltage register stores the current shunt voltage reading, V_{SHUNT} . Shunt Voltage register bits are shifted according to the PGA setting selected in the Configuration register (00h). When multiple sign bits are present, they will all be the same value. Negative numbers are represented in 2's complement format. Generate the 2's complement of a negative number by complementing the absolute value binary number and adding 1. Extend the sign, denoting a negative number by setting the MSB = 1. Extend the sign to any additional sign bits to form the 16-bit word.

Example: For a value of $V_{SHUNT} = -320$ mV:

1. Take the absolute value (include accuracy to 0.01 mV) → 320.00
2. Translate this number to a whole decimal number → 32000
3. Convert it to binary → 111 1101 0000 0000

4. Complement the binary result : 000 0010 1111 1111
5. Add 1 to the Complement to create the Two's Complement formatted result → 000 0011 0000 0000
6. Extend the sign and create the 16-bit word: 1000 0011 0000 0000 = 8300h (Remember to extend the sign to all sign-bits, as necessary based on the PGA setting.)

At PGA = /8, full-scale range = ±320 mV (decimal = 32000). For $V_{SHUNT} = +320$ mV, Value = 7D00h; For $V_{SHUNT} = -320$ mV, Value = 8300h; and LSB = 10µV.

Figure 20. Shunt Voltage Register at PGA = /8

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| SIGN | SD14 ₈ | SD13 ₈ | SD12 ₈ | SD11 ₈ | SD10 ₈ | SD9 ₈ | SD8 ₈ | SD7 ₈ | SD6 ₈ | SD5 ₈ | SD4 ₈ | SD3 ₈ | SD2 ₈ | SD1 ₈ | SD0 ₈ |

At PGA = /4, full-scale range = ±160 mV (decimal = 16000). For $V_{SHUNT} = +160$ mV, Value = 3E80h; For $V_{SHUNT} = -160$ mV, Value = C180h; and LSB = 10µV.

Figure 21. Shunt Voltage Register at PGA = /4

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| SIGN | SIGN | SD13 ₄ | SD12 ₄ | SD11 ₄ | SD10 ₄ | SD9 ₄ | SD8 ₄ | SD7 ₄ | SD6 ₄ | SD5 ₄ | SD4 ₄ | SD3 ₄ | SD2 ₄ | SD1 ₄ | SD0 ₄ |

At PGA = /2, full-scale range = ±80 mV (decimal = 8000). For $V_{SHUNT} = +80$ mV, Value = 1F40h; For $V_{SHUNT} = -80$ mV, Value = E0C0h; and LSB = 10µV.

Figure 22. Shunt Voltage Register at PGA = /2

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|-------------------|-------------------|-------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| SIGN | SIGN | SIGN | SD12 ₂ | SD11 ₂ | SD10 ₂ | SD9 ₂ | SD8 ₂ | SD7 ₂ | SD6 ₂ | SD5 ₂ | SD4 ₂ | SD3 ₂ | SD2 ₂ | SD1 ₂ | SD0 ₂ |

At PGA = /1, full-scale range = ±40 mV (decimal = 4000). For $V_{SHUNT} = +40$ mV, Value = 0FA0h; For $V_{SHUNT} = -40$ mV, Value = F060h; and LSB = 10µV.

Figure 23. Shunt Voltage Register at PGA = /1

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|-------------------|-------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| SIGN | SIGN | SIGN | SIGN | SD11 ₁ | SD10 ₁ | SD9 ₁ | SD8 ₁ | SD7 ₁ | SD6 ₁ | SD5 ₁ | SD4 ₁ | SD3 ₁ | SD2 ₁ | SD1 ₁ | SD0 ₁ |

Table 7. Shunt Voltage Register Format⁽¹⁾

| V _{SHUNT} Reading (mV) | Decimal Value | PGA = /8 (D15:D0) | PGA = /4 (D15:D0) | PGA = /2 (D15:D0) | PGA = /1 (D15:D0) |
|---------------------------------|---------------|---------------------|---------------------|---------------------|---------------------|
| 320.02 | 32002 | 0111 1101 0000 0000 | 0011 1110 1000 0000 | 0001 1111 0100 0000 | 0000 1111 1010 0000 |
| 320.01 | 32001 | 0111 1101 0000 0000 | 0011 1110 1000 0000 | 0001 1111 0100 0000 | 0000 1111 1010 0000 |
| 320.00 | 32000 | 0111 1101 0000 0000 | 0011 1110 1000 0000 | 0001 1111 0100 0000 | 0000 1111 1010 0000 |
| 319.99 | 31999 | 0111 1100 1111 1111 | 0011 1110 1000 0000 | 0001 1111 0100 0000 | 0000 1111 1010 0000 |
| 319.98 | 31998 | 0111 1100 1111 1110 | 0011 1110 1000 0000 | 0001 1111 0100 0000 | 0000 1111 1010 0000 |
| ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ |
| 160.02 | 16002 | 0011 1110 1000 0010 | 0011 1110 1000 0000 | 0001 1111 0100 0000 | 0000 1111 1010 0000 |
| 160.01 | 16001 | 0011 1110 1000 0001 | 0011 1110 1000 0000 | 0001 1111 0100 0000 | 0000 1111 1010 0000 |
| 160.00 | 16000 | 0011 1110 1000 0000 | 0011 1110 1000 0000 | 0001 1111 0100 0000 | 0000 1111 1010 0000 |
| 159.99 | 15999 | 0011 1110 0111 1111 | 0011 1110 0111 1111 | 0001 1111 0100 0000 | 0000 1111 1010 0000 |
| 159.98 | 15998 | 0011 1110 0111 1110 | 0011 1110 0111 1110 | 0001 1111 0100 0000 | 0000 1111 1010 0000 |
| ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ |
| 80.02 | 8002 | 0001 1111 0100 0010 | 0001 1111 0100 0010 | 0001 1111 0100 0000 | 0000 1111 1010 0000 |
| 80.01 | 8001 | 0001 1111 0100 0001 | 0001 1111 0100 0001 | 0001 1111 0100 0000 | 0000 1111 1010 0000 |
| 80.00 | 8000 | 0001 1111 0100 0000 | 0001 1111 0100 0000 | 0001 1111 0100 0000 | 0000 1111 1010 0000 |
| 79.99 | 7999 | 0001 1111 0011 1111 | 0001 1111 0011 1111 | 0001 1111 0011 1111 | 0000 1111 1010 0000 |
| 79.98 | 7998 | 0001 1111 0011 1110 | 0001 1111 0011 1110 | 0001 1111 0011 1110 | 0000 1111 1010 0000 |
| ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ |
| 40.02 | 4002 | 0000 1111 1010 0010 | 0000 1111 1010 0010 | 0000 1111 1010 0010 | 0000 1111 1010 0000 |
| 40.01 | 4001 | 0000 1111 1010 0001 | 0000 1111 1010 0001 | 0000 1111 1010 0001 | 0000 1111 1010 0000 |
| 40.00 | 4000 | 0000 1111 1010 0000 | 0000 1111 1010 0000 | 0000 1111 1010 0000 | 0000 1111 1010 0000 |
| 39.99 | 3999 | 0000 1111 1001 1111 | 0000 1111 1001 1111 | 0000 1111 1001 1111 | 0000 1111 1001 1111 |
| 39.98 | 3998 | 0000 1111 1001 1110 | 0000 1111 1001 1110 | 0000 1111 1001 1110 | 0000 1111 1001 1110 |
| ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ |
| 0.02 | 2 | 0000 0000 0000 0010 | 0000 0000 0000 0010 | 0000 0000 0000 0010 | 0000 0000 0000 0010 |
| 0.01 | 1 | 0000 0000 0000 0001 | 0000 0000 0000 0001 | 0000 0000 0000 0001 | 0000 0000 0000 0001 |
| 0 | 0 | 0000 0000 0000 0000 | 0000 0000 0000 0000 | 0000 0000 0000 0000 | 0000 0000 0000 0000 |
| -0.01 | -1 | 1111 1111 1111 1111 | 1111 1111 1111 1111 | 1111 1111 1111 1111 | 1111 1111 1111 1111 |
| -0.02 | -2 | 1111 1111 1111 1110 | 1111 1111 1111 1110 | 1111 1111 1111 1110 | 1111 1111 1111 1110 |
| ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ |
| -39.98 | -3998 | 1111 0000 0110 0010 | 1111 0000 0110 0010 | 1111 0000 0110 0010 | 1111 0000 0110 0010 |
| -39.99 | -3999 | 1111 0000 0110 0001 | 1111 0000 0110 0001 | 1111 0000 0110 0001 | 1111 0000 0110 0001 |
| -40.00 | -4000 | 1111 0000 0110 0000 | 1111 0000 0110 0000 | 1111 0000 0110 0000 | 1111 0000 0110 0000 |
| -40.01 | -4001 | 1111 0000 0101 1111 | 1111 0000 0101 1111 | 1111 0000 0101 1111 | 1111 0000 0110 0000 |
| -40.02 | -4002 | 1111 0000 0101 1110 | 1111 0000 0101 1110 | 1111 0000 0101 1110 | 1111 0000 0110 0000 |
| ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ |
| -79.98 | -7998 | 1110 0000 1100 0010 | 1110 0000 1100 0010 | 1110 0000 1100 0010 | 1111 0000 0110 0000 |
| -79.99 | -7999 | 1110 0000 1100 0001 | 1110 0000 1100 0001 | 1110 0000 1100 0001 | 1111 0000 0110 0000 |
| -80.00 | -8000 | 1110 0000 1100 0000 | 1110 0000 1100 0000 | 1110 0000 1100 0000 | 1111 0000 0110 0000 |
| -80.01 | -8001 | 1110 0000 1011 1111 | 1110 0000 1011 1111 | 1110 0000 1100 0000 | 1111 0000 0110 0000 |
| -80.02 | -8002 | 1110 0000 1011 1110 | 1110 0000 1011 1110 | 1110 0000 1100 0000 | 1111 0000 0110 0000 |
| ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ |
| -159.98 | -15998 | 1100 0001 1000 0010 | 1100 0001 1000 0010 | 1110 0000 1100 0000 | 1111 0000 0110 0000 |
| -159.99 | -15999 | 1100 0001 1000 0001 | 1100 0001 1000 0001 | 1110 0000 1100 0000 | 1111 0000 0110 0000 |
| -160.00 | -16000 | 1100 0001 1000 0000 | 1100 0001 1000 0000 | 1110 0000 1100 0000 | 1111 0000 0110 0000 |
| -160.01 | -16001 | 1100 0001 0111 1111 | 1100 0001 1000 0000 | 1110 0000 1100 0000 | 1111 0000 0110 0000 |
| -160.02 | -16002 | 1100 0001 0111 1110 | 1100 0001 1000 0000 | 1110 0000 1100 0000 | 1111 0000 0110 0000 |
| ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ |
| -319.98 | -31998 | 1000 0011 0000 0010 | 1100 0001 1000 0000 | 1110 0000 1100 0000 | 1111 0000 0110 0000 |
| -319.99 | -31999 | 1000 0011 0000 0001 | 1100 0001 1000 0000 | 1110 0000 1100 0000 | 1111 0000 0110 0000 |
| -320.00 | -32000 | 1000 0011 0000 0000 | 1100 0001 1000 0000 | 1110 0000 1100 0000 | 1111 0000 0110 0000 |
| -320.01 | -32001 | 1000 0011 0000 0000 | 1100 0001 1000 0000 | 1110 0000 1100 0000 | 1111 0000 0110 0000 |
| -320.02 | -32002 | 1000 0011 0000 0000 | 1100 0001 1000 0000 | 1110 0000 1100 0000 | 1111 0000 0110 0000 |

(1) Out-of-range values are shown in gray shading.

8.6.3.2 Bus Voltage Register (address = 02h)

The Bus Voltage register stores the most recent bus voltage reading, V_{BUS} . At full-scale range = 32 V (decimal = 8000, hex = 1F40), and LSB = 4 mV.

Figure 24. Bus Voltage Register

| | | | | | | | | | | | | | | | |
|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|---|------|-----|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BD12 | BD11 | BD10 | BD9 | BD8 | BD7 | BD6 | BD5 | BD4 | BD3 | BD2 | BD1 | BD0 | — | CNVR | OVF |

At full-scale range = 16 V (decimal = 4000, hex = 0FA0), and LSB = 4 mV.

CNVR: Conversion Ready

Bit 1 Although the data from the last conversion can be read at any time, the INA219 Conversion Ready bit (CNVR) indicates when data from a conversion is available in the data output registers. The CNVR bit is set after all conversions, averaging, and multiplications are complete. CNVR will clear under the following conditions:
 1.) Writing a new mode into the Operating Mode bits in the Configuration Register (except for Power-Down or Disable)
 2.) Reading the Power Register

OVF: Math Overflow Flag

Bit 0 The Math Overflow Flag (OVF) is set when the Power or Current calculations are out of range. It indicates that current and power data may be meaningless.

8.6.3.3 Power Register (address = 03h) [reset = 00h]

Full-scale range and LSB are set by the Calibration register. See the [Programming the Calibration Register](#).

Figure 25. Power Register

| | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PD15 | PD14 | PD13 | PD12 | PD11 | PD10 | PD9 | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

The Power register records power in watts by multiplying the values of the current with the value of the bus voltage according to the equation [Equation 5](#):

8.6.3.4 Current Register (address = 04h) [reset = 00h]

Full-scale range and LSB depend on the value entered in the Calibration register. See [Programming the Calibration Register](#) for more information. Negative values are stored in 2's complement format.

Figure 26. Current Register

| | | | | | | | | | | | | | | | |
|-------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CSIGN | CD14 | CD13 | CD12 | CD11 | CD10 | CD9 | CD8 | CD7 | CD6 | CD5 | CD4 | CD3 | CD2 | CD1 | CD0 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

The value of the Current register is calculated by multiplying the value in the Shunt Voltage register with the value in the Calibration register according to the [Equation 4](#):

8.6.4 Calibration Register

8.6.4.1 Calibration Register (address = 05h) [reset = 00h]

Current and power calibration are set by bits FS15 to FS1 of the Calibration register. Note that bit FS0 is not used in the calculation. This register sets the current that corresponds to a full-scale drop across the shunt. Full-scale range and the LSB of the current and power measurement depend on the value entered in this register. See the [Programming the Calibration Register](#). This register is suitable for use in overall system calibration. Note that the 0 POR values are all default.

Figure 27. Calibration Register⁽¹⁾

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-----|
| FS15 | FS14 | FS13 | FS12 | FS11 | FS10 | FS9 | FS8 | FS7 | FS6 | FS5 | FS4 | FS3 | FS2 | FS1 | FS0 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0 |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

(1) FS0 is a *void* bit and will always be 0. It is not possible to write a 1 to FS0. CALIBRATION is the value stored in FS15:FS1.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The INA219 is a current shunt and power monitor with an I²C- and SMBus-compatible interface. The device monitors both a shunt voltage drop and bus supply voltage. Programmable calibration value, combined with an internal multiplier, enable readouts of current and power.

9.2 Typical Application

Figure 28 shows a typical application circuit for the INA219. Use a 0.1- μ F ceramic capacitor for power-supply bypassing, placed as closely as possible to the supply and ground pins.

The input filter circuit consisting of R_{F1} , R_{F2} , and C_F is not necessary in most applications. If the need for filtering is unknown, reserve board space for the components and install 0- Ω resistors for R_{F1} and R_{F2} and leave C_F unpopulated, unless a filter is needed (see [Filtering and Input Considerations](#)).

The pull-up resistors shown on the SDA and SCL lines are not needed if there are pullup resistors on these same lines elsewhere in the system. Resistor values shown are typical: consult either the I²C or SMBus specification to determine the acceptable minimum or maximum values and also refer to the [Specifications](#) for Output Current Limitations.




Figure 28. Typical Application Circuit

9.2.1 Design Requirements

The INA219 measures the voltage across a current-sensing resistor (R_{SHUNT}) when current passes through the resistor. The device also measures the bus supply voltage, and calculates power when calibrated. This section goes through the steps to program the device for power measurements, and shows the register results [Table 8](#).

The Conditions for the example circuit is: Maximum expected load current = 15 A, Nominal load current = 10 A, $V_{CM} = 12$ V, $R_{SHUNT} = 2$ m Ω , V_{SHUNT} FSR = 40 mV (PGA = /1), and BRNG = 0 (VBUS range = 16 V).

9.2.2 Detailed Design Procedure

Figure 29 shows a nominal 10-A load that creates a differential voltage of 20 mV across a 2-m Ω shunt resistor. The common mode is at 12 volts and the voltage present at the IN- pin is equal to the common-mode voltage minus the differential drop across the resistor.

Typical Application (continued)

For this example, the minimum-current LSB is calculated to be 457.78 $\mu\text{A/bit}$, assuming a maximum expected current of 15 A using Equation 2. This value is rounded up to 1 mA/bit and is chosen for the current LSB. Setting the current LSB to this value allows for sufficient precision while serving to simplify the math as well. Using Equation 1 results in a calibration value of 20480 (5000h). This value is then programmed into the Calibration register.




Figure 29. Example Circuit Configuration

The bus voltage is internally measured at the IN– pin to calculate the voltage level delivered to the load. The Bus Voltage register bits are not right-aligned; therefore, they must be shifted right by three bits. Multiply the shifted contents by the 4-mV LSB to compute the bus voltage measured by the device in volts. The shifted value of the Bus Voltage register contents is equal to BB3h, the decimal equivalent of 2995. This value of 2995 is multiplied by the 4-mV LSB, and results in a value of 11.98 V. As shown, the voltage at the IN– pin is 11.98 V. For a 40-mV, full-scale range, this small difference is not a significant deviation from the 12-V common-mode voltage. However, at larger full-scale ranges, this deviation can be much larger.

The Current register content is internally calculated using Equation 4, and the result of 10000 (2710h) is automatically loaded into the register. Current in amperes is equal to 1 mA/bit times 10000, and results in a 10-A load current.

The Power register content is internally calculated using Equation 5 and the result of 5990 (1766h) is automatically loaded into the register. Multiplying this result by the Power register LSB 20×10^{-3} (20 times 1×10^{-3} current LSB using Equation 3), results in a power calculation of $5990 \times 20 \text{ mW/bit}$, and equals 119.8 W. This result matches what is expected for this register. A calculation for the power delivered to the load uses 11.98 V (12 VCM – 20-mV shunt drop) multiplied by the load current of 10 A to give a 119.8-W result.

9.2.2.1 Register Results for the Example Circuit

Table 8 shows the register readings for the Calibration example.

Table 8. Register Results⁽¹⁾

| REGISTER NAME | ADDRESS | CONTENTS | ADJ | DEC | LSB | VALUE |
|---------------|---------|----------|------|-------|------------------|---------|
| Configuration | 00h | 019Fh | | | | |
| Shunt | 01h | 07D0h | | 2000 | 10 μV | 20 mV |
| Bus | 02h | 5D98h | 0BB3 | 2995 | 4 mV | 11.98 V |
| Calibration | 05h | 5000h | | 20480 | | |
| Current | 04h | 2710h | | 10000 | 1 mA | 10.0 A |
| Power | 03h | 1766h | | 5990 | 20 mW | 119.8 W |

(1) Conditions: load = 10 A, $V_{\text{CM}} = 12 \text{ V}$, $R_{\text{SHUNT}} = 2 \text{ m}\Omega$, $V_{\text{SHUNT FSR}} = 40 \text{ mV}$, and $V_{\text{BUS}} = V_{\text{IN-}}$, BRNG = 0 (VBUS range = 16 V).

10 Power Supply Recommendations

The input circuitry of the device can accurately measure signals on common-mode voltages beyond its power supply voltage, V_S . For example, the voltage applied to the V_S power supply terminal can be 5 V, whereas the load power-supply voltage being monitored (the common-mode voltage) can be as high as 26 V. Note also that the device can withstand the full 0-V to 26-V range at the input terminals, regardless of whether the device has power applied or not.

Place the required power-supply bypass capacitors as close as possible to the supply and ground terminals of the device to ensure stability. A typical value for this supply bypass capacitor is 0.1 μF . Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise.

11 Layout

11.1 Layout Guidelines

Connect the input pins (IN+ and IN-) to the sensing resistor using a Kelvin connection or a 4-wire connection. These connection techniques ensure that only the current-sensing resistor impedance is detected between the input pins. Poor routing of the current-sensing resistor commonly results in additional resistance present between the input pins. Given the very low ohmic value of the current-sensing resistor, any additional high-current carrying impedance causes significant measurement errors. Place the power-supply bypass capacitor as close as possible to the supply and ground pins.

11.2 Layout Example




Figure 30. Recommended Layout

12 Device and Documentation Support

12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.2 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| HPA00900AIDCNR | ACTIVE | SOT-23 | DCN | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -25 to 85 | A219 | Samples |
| INA219AID | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | I219A | Samples |
| INA219AIDCNR | ACTIVE | SOT-23 | DCN | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | A219 | Samples |
| INA219AIDCNRG4 | ACTIVE | SOT-23 | DCN | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | A219 | Samples |
| INA219AIDCNT | ACTIVE | SOT-23 | DCN | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | A219 | Samples |
| INA219AIDCNTG4 | ACTIVE | SOT-23 | DCN | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | A219 | Samples |
| INA219AIDR | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | I219A | Samples |
| INA219BID | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | I219B | Samples |
| INA219BIDCNR | ACTIVE | SOT-23 | DCN | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | B219 | Samples |
| INA219BIDCNT | ACTIVE | SOT-23 | DCN | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | B219 | Samples |
| INA219BIDR | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | I219B | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| INA219AIDCNR | SOT-23 | DCN | 8 | 3000 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| INA219AIDCNT | SOT-23 | DCN | 8 | 250 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| INA219AIDR | SOIC | D | 8 | 2500 | 330.0 | 12.5 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| INA219BIDCNR | SOT-23 | DCN | 8 | 3000 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| INA219BIDCNT | SOT-23 | DCN | 8 | 250 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| INA219BIDR | SOIC | D | 8 | 2500 | 330.0 | 12.5 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| INA219AIDCNR | SOT-23 | DCN | 8 | 3000 | 195.0 | 200.0 | 45.0 |
| INA219AIDCNT | SOT-23 | DCN | 8 | 250 | 195.0 | 200.0 | 45.0 |
| INA219AIDR | SOIC | D | 8 | 2500 | 340.5 | 338.1 | 20.6 |
| INA219BIDCNR | SOT-23 | DCN | 8 | 3000 | 195.0 | 200.0 | 45.0 |
| INA219BIDCNT | SOT-23 | DCN | 8 | 250 | 195.0 | 200.0 | 45.0 |
| INA219BIDR | SOIC | D | 8 | 2500 | 340.5 | 338.1 | 20.6 |

DCN (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Package outline exclusive of metal burr & dambar protrusion/intrusion.
 - D. Package outline inclusive of solder plating.
 - E. A visual index feature must be located within the Pin 1 index area.
 - F. Falls within JEDEC MO-178 Variation BA.
 - G. Body dimensions do not include flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

DCN (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AA.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.