





Support & 20 Community



ESD401 SLVSE49A - JULY 2017 - REVISED JULY 2017

ESD401 1-Channel ESD Protection Diode With Robust IEC ESD Performance

1 Features

- Robust IEC 61000-4-2 Level 4 ESD Protection
 - ±24-kV Contact Discharge
 - ±30-kV Air Gap Discharge
- IEC 61000-4-5 Surge Protection
 - 4.5 A (8/20 μs)
 - Low V_{clamp} of 12 V at 1.8 A I_{PP} (8/20 μs)
- IEC 61000-4-4 EFT Protection
 - 80 A (5/50 ns)
- Bi-directional ESD diode to protect interfaces up to ± 5.5 V
- IO Capacitance: 0.77 pF (Typical)
- High DC Breakdown Voltage: 8.3 V (Typical)
- Ultra Low Leakage Current: 30 pA (Typical)
- Low Dynamic Resistance 0.7 Ω (Typical)
- Industrial Temperature Range: -40°C to +125°C
- Industry Standard 0402 Package

2 Applications

- End Equipment
 - Wearables
 - Laptops and Desktops
 - Mobile and Tablets
 - Set-Top Boxes
 - DVR and NVR
 - TV and Monitors
 - EPOS (Electronic Point of Sale)
- Interfaces
 - 1 Gbps Ethernet
 - USB 2.0/1.1 with 5.5 V tolerance
 - GPIO
 - Pushbuttons/Keypad
 - Audio

3 Description

The ESD401 is a bidirectional TVS ESD protection diode featuring low R_{DYN} and low clamping voltage. The ESD401 is rated to dissipate ESD strikes exceeding the maximum level specified in the IEC 61000-4-2 international standard (Level 4). The low dynamic resistance (0.7 Ω) to ensure system level protection against transient events. This device features a 0.77 pF IO capacitance making it ideal for protecting interfaces such as USB 2.0. The device can operate with ultra-low leakage up to ±5.5 V and survive DC faults up to 8.3 V.


The ESD401 is offered in the industry standard 0402 (DPY) package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ESD401DPY	X1SON (2)	0.60 mm × 1.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical USB 2.0 Application Schematic



Copyright © 2017, Texas Instruments Incorporated



Product Folder Links: ESD401

www.ti.com

1	Feat	ures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	4
	6.1	Absolute Maximum Ratings	4
	6.2	ESD Ratings — JEDEC Specification	4
	6.3	ESD Ratings—IEC Specification	4
	6.4	Recommended Operating Conditions	4
	6.5	Thermal Information	4
	6.6	Electrical Characteristics	
	6.7	Typical Characteristics	6
7	Deta	ailed Description	8
	7.1	Overview	8
	7.2	Functional Block Diagram	8
	7.3	Feature Description	8

4	Revision	History
---	----------	---------

Changes from Original (July 2017) to Revision A Updated Figure 9 and Figure 13 6

17.4 Device Functional Modes.918Application and Implementation10118.1 Application Information1028.2 Typical Application10d Functions399Power Supply Recommendations1210Layout1211Layout121210.1 Layout Guidelines121210.2 Layout Example121311.1 Documentation Support1314.2 Receiving Notification of Documentation Updates1315Electrostatic Discharge Caution1316Glossary1311.6Glossary1314Mechanical, Packaging, and Orderable13	Table of Contents					
18.1Application Information10228.2Typical Application1039Power Supply Recommendations12410Layout1210Layout1210.1Layout Guidelines1210.2Layout Example1211Device and Documentation Support1311.1Documentation Support1311.2Receiving Notification of Documentation Updates1311.3Community Resources1311.4Trademarks1311.5Electrostatic Discharge Caution1311.6Glossary1311.6Mechanical, Packaging, and Orderable14		1	7.4 Device Functional Modes	9		
28.2 Typical Application10d Functions39Power Supply Recommendations124410Layout1210Layout1210.11210.1Layout Guidelines121210.2Layout Example1211Device and Documentation Support1311.1Documentation Support1311.2Receiving Notification of Documentation Updates1311.3Community Resources1311.4Trademarks1311.5Electrostatic Discharge Caution1311.6Glossary1311.6Mechanical, Packaging, and Orderable1312Mechanical, Packaging, and Orderable131314Tackaging, and Orderable14Information14		1 8	Application and Implementation	10		
28.2 Typical Application10d Functions39Power Supply Recommendations124410Layout1210Layout1210.11210.1Layout Guidelines121210.2Layout Example1211Device and Documentation Support1311.1Documentation Support1311.2Receiving Notification of Documentation Updates1311.3Community Resources1311.4Trademarks1311.5Electrostatic Discharge Caution1311.6Glossary1311.6Mechanical, Packaging, and Orderable1312Mechanical, Packaging, and Orderable131314Tackaging, and Orderable14Information14		1	8.1 Application Information	10		
d Functions39Power Supply Recommendations1210Layout1210Layout Guidelines1210.1Layout Guidelines1210.2Layout Example1210.2Layout Example1211Device and Documentation Support1311.1Documentation Support1311.2Receiving Notification of Documentation Updates1311.3Community Resources1311.4Trademarks1311.5Electrostatic Discharge Caution1311.6Glossary1311.6Mechanical, Packaging, and OrderableInformation13						
410Layout121 Ratings410.1Layout Guidelines121 DEC Specification410.1Layout Example121 Device and Documentation Support1311.1Device and Documentation Support1311.2Receiving Notification of Documentation Updates1311.3Community Resources1311.5Electrostatic Discharge Caution1311.6Glossary1311.6Mechanical, Packaging, and Orderable13		•	Power Supply Recommendations	12		
Ratings410.1Layout Guidelines12DEC Specification410.1Layout Example12Specification410.2Layout Example12reating Conditions411Device and Documentation Support13n411.1Documentation Support13n411.2Receiving Notification of Documentation Updates13ristics511.3Community Resources13stics611.4Trademarks1311.5Electrostatic Discharge Caution1311.6Glossary1311.6Mechanical, Packaging, and OrderableInformation13		4.0	Layout	12		
DEC Specification410.2 Layout Example12Specification411Device and Documentation Support13erating Conditions411.1 Documentation Support13n411.2 Receiving Notification of Documentation Updates13ristics511.3 Community Resources13stics611.4 Trademarks1311.5 Electrostatic Discharge Caution1311.6 Glossary1312 Mechanical, Packaging, and Orderable13			10.1 Layout Guidelines	12		
Specification411Device and Documentation Support13erating Conditions411.Documentation Support13n411.1Documentation Support13n411.2Receiving Notification of Documentation Updates13ristics511.3Community Resources13stics611.4Trademarks1311.5Electrostatic Discharge Caution1311.6Glossary1311.6Mechanical, Packaging, and OrderableInformation13	5		10.2 Layout Example	12		
erating Conditions411.1Documentation Support13n411.2Receiving Notification of Documentation Updates13ristics511.3Community Resources13stics611.4Trademarks1311.5Electrostatic Discharge Caution1311.6Glossary1311.6Glossary1311.7Mechanical, Packaging, and OrderableInformation13			Device and Documentation Support	13		
n411.2Receiving Notification of Documentation Updates13ristics511.3Community Resources13stics611.4Trademarks1311.5Electrostatic Discharge Caution1311.6Glossary1311.6Mechanical, Packaging, and Orderable13Information13			11.1 Documentation Support	13		
ristics511.3Community Resources13itics611.4Trademarks13811.5Electrostatic Discharge Caution1311.6Glossary131311.6Glossary131311.6Glossary1314Trackaging, and Orderable1315Information13	•		11.2 Receiving Notification of Documentation Upd	ates 13		
8 11.5 Electrostatic Discharge Caution 13 8 11.6 Glossary 13 iagram 8 12 Mechanical, Packaging, and Orderable Information 13			11.3 Community Resources	13		
8 11.5 Electrostatic Discharge Caution 13 8 11.6 Glossary 13 iagram 8 12 Mechanical, Packaging, and Orderable Information 13	stics	6	11.4 Trademarks	13		
iagram			11.5 Electrostatic Discharge Caution	13		
iagram			11.6 Glossary	13		
	iagram	8 12		13		

Page


NSTRUMENTS

Texas

Copyright © 2017, Texas Instruments Incorporated



5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION	
NO.	NAME	10	DESCRIPTION	
1	IO	I/O	ESD Protected Channel. If used as ESD IO, connect pin 2 to ground	
2	IO	I/O	ESD Protected Channel. If used as ESD IO, connect pin 1 to ground	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Electrical fast transient	IEC 61000-4-4 (5/50 ns) at 25°C		80	А
De al andra	IEC 61000-4-5 power (t _p - 8/20 μs) at 25°C		67	W
Peak pulse	IEC 61000-4-5 current (t _p - 8/20 μs) at 25°C		4.5	А
T _A	Operating free-air temperature	-40	125	°C
T _{stg}	Storage temperature	-65	155	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings — JEDEC Specification

			VALUE	UNIT
V	Electrostatia discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 ESD Ratings—IEC Specification

				VALUE	UNIT	
	IEC 61000-4-2 contact discharge	±24000	V			
۷((ESD)	Electrostatic discharge	IEC 61000-4-2 air-gap discharge	±30000	v	Ì

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IO}	Input pin voltage	-5.5	5.5	V
T _A	Operating free-air temperature	-40	125	°C

6.5 Thermal Information

	THERMAL METRIC ⁽¹⁾	DPY (X1SON)	UNIT
		2 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	420	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	169.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	276.1	°C/W
ΨJT	Junction-to-top characterization parameter	122.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	157.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{RWM}	Reverse stand-off voltage	I _{IO} < 10 nA	-5.5		5.5	V
V _{BRF}	Breakdown voltage, Pin 1 to Pin 2	I_{IO} =1 mA, at T_A = 25°C	7.5		9.1	V
V _{BRR}	Breakdown voltage, Pin 2 to Pin 1	I_{IO} =1 mA, at T_A = 25°C	7.5		9.1	V
V _{HOLD}	Holding voltage ⁽²⁾	I _{IO} =1 mA		8.3		V
V _{CLAMP}		I_{PP} = 1 A, TLP, from Pin 1 to Pin 2 and Pin 2 to Pin 1, T_A = 25°C		11		
		$I_{PP} = 5 \text{ A}$, TLP, from Pin 1 to Pin 2 and Pin 2 to Pin 1, $T_A = 25^{\circ}\text{C}$		16		
	Clamping voltage	I_{PP} = 16 A, TLP, from Pin 1 to Pin 2 and Pin 2 to Pin 1, T_A = 25°C		24		V
	Champing Voltage	I_{PP} = 1.8 A, IEC-61000-4-5 (t _p - 8/20 µs) from Pin 1 to Pin 2 and Pin 2 to Pin 1, T _A = 25°C		12		v
		I_{PP} = 4.5 A, IEC-61000-4-5 (t_p - 8/20 $\mu s)$ from Pin 1 to Pin 2 and Pin 2 to Pin 1, T_A = 25°C		15		
I _{LEAK}	Leakage current, Pin 1 to Pin2 and PIn2 to Pin 1	$V_{IO} = \pm 2.5 V$		0.03	10	nA
R _{DYN}	Dynamic resistance	Measured between TLP I _{PP} of 10 A and 20 A, Pin 2 to Pin 1 and Pin 1 to Pin2, $T_A = 25^{\circ}C$		0.7		Ω
CL	Line capacitance	V_{IO} = 0 V, f = 1 MHz, Pin 1 to Pin 2 and Pin2 to Pin1, T _A = 25°C		0.77	0.95	pF

(1) V_{BRF} and V_{BRR} are defined as the voltage obtained at 1 mA when sweeping the voltage up, before the device latches into the snapback state.


(2) V_{HOLD} is defined as the voltage when 1 mA is applied, after the device has successfully latched into the snapback state.

ESD401 SLVSE49A – JULY 2017–REVISED JULY 2017




www.ti.com

6.7 Typical Characteristics





Typical Characteristics (continued)





7 Detailed Description

7.1 Overview

The ESD401 is a bidirectional ESD Protection Diode with ultra-low clamping voltage. This device can dissipate ESD strikes above the maximum level specified by the IEC 61000-4-2 International Standard. The ultra-low clamping makes this device ideal for protecting any sensitive signal pins.

7.2 Functional Block Diagram

IO L GND Copyright © 2017, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 IEC 61000-4-2 ESD Protection

The I/O pins can withstand ESD events up to ± 24 -kV contact and ± 30 -kV air gap. An ESD-surge clamp diverts the current to ground.

7.3.2 IEC 61000-4-4 EFT Protection

The I/O pins can withstand an electrical fast transient burst of up to 80 A (5/50 ns waveform, 4 kV with 50- Ω impedance). An ESD-surge clamp diverts the current to ground.

7.3.3 IEC 61000-4-5 Surge Protection

The I/O pins can withstand surge events up to 4.5 A and 67W (8/20 µs waveform). An ESD-surge clamp diverts this current to ground.

7.3.4 IO Capacitance

The capacitance between each I/O pin to ground is 0.77 pF (typical) and 0.95 pF (maximum).

7.3.5 DC Breakdown Voltage

The DC breakdown voltage of each I/O pin is ± 8.3 V typical. This ensures that sensitive equipment is protected from surges above the reverse standoff voltage of ± 5.5 V.

7.3.6 Low Leakage Current

The I/O pins feature an low leakage current of 10 nA (maximum) with a bias of ±2.5 V.

7.3.7 Low ESD Clamping Voltage

The I/O pins feature an ESD clamp that is capable of clamping the voltage to 24 V (TLP $I_{PP} = 16$ A).

7.3.8 Industrial Temperature Range

This device features an industrial operating range of -40°C to +125°C.

7.3.9 Industry Standard Footprint

The layout of this device makes it simple and easy to add protection to an existing layout. The packages offers flow-through routing, requiring minimal modification to an existing layout.



7.4 Device Functional Modes

The ESD401 is a passive integrated circuit that triggers when voltages are above V_{BRF} or below V_{BRR} . During ESD events, voltages as high as ±24 kV (contact) or ±30 kV (air) can be directed to ground via the internal diode network. When the voltages on the protected line fall below the trigger levels of ESD401 (usually within 10s of nano-seconds) the device reverts to passive.

Figure 11 shows typical TLP behavior of bi-directional ESD device that does not exhibit snapback.




Figure 11. Typical TIpLP Behavior Of Bi-directional ESD Device that Does Not Exhibit Snapback

Copyright © 2017, Texas Instruments Incorporated

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The ESD401 is a diode type TVS which is used to provide a path to ground for dissipating ESD events on highspeed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low R_{DYN} of the triggered TVS holds this voltage, V_{CLAMP}, to a safe level for the protected IC.

8.2 Typical Application

Figure 12. USB 2.0 ESD Schematic

8.2.1 Design Requirements

For this design example, two ESD401 devices are being used in a USB 2.0 application. This provides a complete ESD protection scheme.

Given the USB 2.0 application, the parameters listed in Table 1 are known.

Table 1. Design Parameters

DESIGN PARAMETER	VALUE
Signal range on DP-DM lines	0 V to 3.6 V
Operating frequency on DP-DM lines	up to 240 MHz or 480 Mbps


8.2.2 Detailed Design Procedure

8.2.2.1 Signal Range

The ESD401 supports signal ranges between -5.5 V and 5.5 V, which supports the USB 2.0 signal range of 0 to 3.6 V on the DM/DP lines..


8.2.2.2 Operating Frequency

The ESD401 has a 0.85 pF (typical) capacitance, which supports the USB 2.0 data rates of 480 Mbps.






8.2.3 Application Curves







9 Power Supply Recommendations

The ESD401 is a passive ESD device so there is no need to power it. Take care not to violate the recommended I/O specification (–5.5 V to 5.5 V) to ensure the device functions properly.

10 Layout

10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.

10.2 Layout Example




Figure 16. USB 2.0 ESD Layout



11 Device and Documentation Support

11.1 Documentation Support

For related documentation see the following:

ESD401DPY Evaluation Module

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



3-Aug-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ESD401DPYR	ACTIVE	X1SON	DPY	2	10000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	81	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions	are	nominal
-----------------	-----	---------


Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ESD401DPYR	X1SON	DPY	2	10000	180.0	9.5	0.72	1.12	0.43	2.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ESD401DPYR	X1SON	DPY	2	10000	189.0	185.0	36.0

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated