





DRV8220 SLVSFU5B - FEBRUARY 2020 - REVISED AUGUST 2021

DRV8220 18-V H-Bridge Motor Driver with PWM, PH/EN, and Half-Bridge Control **Interfaces and Low-Power Sleep Mode**

1 Features

- N-channel H-bridge motor driver
 - MOSFET on-resistance: HS + LS 1 Ω
 - Drives one bidirectional brushed DC motor
 - Two unidirectional brushed DC motors
 - One single- or dual-coil latching relay
 - Push-pull and bistable solenoids
 - Other resistive, inductive, or LED loads
- 4.5-V to 18-V operating supply voltage range
- High output current capability:
 - Full-bridge: 1.76-A peak
 - Half-bridge: 1.76-A peak per output
 - Parallel half-bridge: 3.52-A peak
- Multiple interfaces for flexibility and reduced GPIO
- Standard PWM Interface (IN1/IN2)
- Supports 1.8-V, 3.3-V, and 5-V logic inputs
- Ultra low-power sleep mode
 - 960 nA @ V_{VM} = 12 V, T_{J} = 25°C
 - Timed autosleep mode to reduce GPIO
- Protection features
 - Undervoltage lockout (UVLO)
 - Overcurrent protection (OCP)
 - Thermal shutdown (TSD)
- Family of devices. See Device Comparison for details.
 - DRV8210: 1.65-11 V, 1 Ω , multiple interfaces
 - DRV8210P: Sleep pin, PWM interface
 - DRV8212: 1.65-11 V, 280 mΩ, multiple interfaces
 - DRV8212P: Sleep pin, PWM interface
 - DRV8220: 4.5-18 V, 1 Ω, multiple interfaces

2 Applications

- Brushed DC motor, solenoid, & relay driving
- Water, gas, & electricity meters
- IP network camera IR cut filter
- Video doorbell
- Machine vision camera
- Circuit breakers
- Electronic smart lock
- Electronic and robotic toys
- Blood pressure monitors
- Infusion pumps
- Electric toothbrush
- Beauty & grooming

3 Description

The DRV8220 is an integrated motor driver with four N-channel power FETs, charge pump regulator, and protection circuitry. The charge pump integrates all capacitors to reduce the overall solution size of the motor driver on a PCB and allows for 100% duty cycle operation.

The DRV8220 supports multiple control interface modes including: PWM (IN1/IN2), phase/enable (PH/ EN), independent half-bridge, and parallel half-bridge. Each interface supports a low-power sleep mode to achieve ultra-low quiescent current draw by shutting down most of the internal circuitry. The DSG package supports an nSLEEP pin to control sleep mode using a logic signal input.

The device can supply up to 1.76 A of output current. It operates with a supply voltage from 4.5 to 18 V.


The driver offers robust internal protection features include supply undervoltage lockout (UVLO), output overcurrent (OCP), and device overtemperature (TSD).

The DRV8220 is part of a family of devices which come in pin-to-pin scalable R_{DS(on)} and supply voltage options to support various loads and supply rails with minimal design changes. See Device Comparison for information on the devices in this family. View our full portfolio of brushed motor drivers on ti.com.

Device Information

PART NUMBER (1)	PACKAGE	BODY SIZE (NOM)		
DRV8220DSG	WSON (8)	2.00 mm × 2.00 mm		
DRV8220DRL	SOT563 (6)	1.20 mm × 1.60 mm		

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic



Table of Contents

1 Features1	9 Application and Implementation1	16
2 Applications1	9.1 Application Information	
3 Description1	9.2 Typical Application1	
4 Revision History2	9.3 Current Capability and Thermal Performance 2	24
5 Device Comparison3	10 Power Supply Recommendations	31
6 Pin Configuration and Functions4	10.1 Bulk Capacitance	31
7 Specifications5	11 Layout3	
7.1 Absolute Maximum Ratings5	11.1 Layout Guidelines3	32
7.2 ESD Ratings 5	11.2 Layout Example3	
7.3 Recommended Operating Conditions5	12 Device and Documentation Support	
7.4 Thermal Information5	12.1 Documentation Support	34
7.5 Electrical Characteristics6	12.2 Receiving Notification of Documentation Updates3	
7.6 Typical Characteristics7	12.3 Support Resources	34
8 Detailed Description9	12.4 Trademarks3	
8.1 Overview9	12.5 Electrostatic Discharge Caution	34
8.2 Functional Block Diagram9	12.6 Glossary3	
8.3 Feature Description10	13 Mechanical, Packaging, and Orderable	
8.4 Device Functional Modes14	Information3	35

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (February 2021) to Revision A (April 2021)	Page
 Updated product family references on first page and Device comparison table Added technical information about the DRL package option to Pin Configuration and Functions, Specifications tables, Detailed Description, Applications and Implementation, and Layout sections 	
Changes from Revision A (April 2021) to Revision B (August 2021)	Page
Updated Device Status to Production Data	1



5 Device Comparison

Table 5-1. Device Comparison Table

Device name	Supply voltage (V)	R _{DS(on)} (mΩ)	I _{OCP} (A)	Interface options	Sleep mode entry	Pin-to-pin devices	Packages
DRV8210	1.65 to 11	950 (DRL), 1050 (DSG)	1.76		Autosleep, VCC	DRV8210.	SOT563
DRV8212	1.65 to 11	280	4	PWM, PH/EN, Half Bridge	VCC	DRV8212,	(DRL), WSON
DRV8220	4.5 to 18	1000	1.76	Diluge .	Autosleep, nSLEEP pin	DRV8220	(DSG)
DRV8210P	1.65 to 11	1050	1.76			DRV8837,	WSON (DSG)
DRV8212P	1.65 to 11	280	4	PWM	nSLEEP pin	DRV8837C, DRV8210P, DRV8212P	WSON (DSG)



6 Pin Configuration and Functions




Figure 6-1. DRV8220 DRL Package 6-Pin SOT Top View




Figure 6-2. DRV8220 DSG Package 8-Pin WSON Top View

Table 6-1. Pin Functions

	PIN		TYPE	DESCRIPTION	
NAME	DRL	DSG	ITPE	DESCRIPTION	
GND	3	4	PWR	Device ground. Connect to system ground.	
IN1	1	_	I	H-bridge control input. See Section 8.3.2. Internal pulldown resistor.	
IN1/PH	_	6	I	H-bridge control input. See Section 8.3.2. Internal pulldown resistor.	
IN2	2	_	I	H-bridge control input. See Section 8.3.2. Internal pulldown resistor.	
IN2/EN	_	5	I	H-bridge control input. See Section 8.3.2. Internal pulldown resistor.	
MODE	_	7	I	H-bridge control input mode. See Section 8.3.2. Tri-level input referenced to nSLEEP pin voltage.	
nSLEEP	_	8	I	Sleep mode input. Set this pin to logic high to enable the device. Set this pin to logic low to go to low-power sleep mode.	
OUT1	6	2	0	H-bridge output. Connect to the motor or other load.	
OUT2	4	3	0	H-bridge output. Connect to the motor or other load.	
VM	5	1	PWR	Motor power supply. Bypass this pin to the GND pin with a 0.1-µF ceramic capacitor as well as sufficient bulk capacitance rated for VM.	
PAD	_	_	_	Thermal pad. Connect to system ground.	

Submit Document Feedback

7 Specifications

7.1 Absolute Maximum Ratings

Over operating temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Power supply pin voltage	VM	-0.5	20	V
Power supply transient voltage ramp	VM	0	2	V/µs
Logic pin voltage	INx, nSLEEP, IN1/PH, IN2/EN	-0.5	5.75	V
Tri-level pin voltage	MODE	-0.5	5.75	
Output pin voltage	OUTx	-V _{SD}	$V_{VM}+V_{SD}$	V
Output current ⁽¹⁾	OUTx	Internally Limited	Internally Limited	Α
Ambient temperature, T _A		-40	125	°C
Junction temperature, T _J		-40	150	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

				VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V		
	V _(ESD)	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V	

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ± 2000 V may actually have higher performance.

7.3 Recommended Operating Conditions

Over operating temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V_{VM}	Motor power supply voltage	VM	4.5	18	V
V _{IN}	Logic pin voltage	INx, nSLEEP, IN1/PH, IN2/EN, MODE	0	5.5	V
f _{PWM}	PWM frequency	INx, IN1/PH, IN2/EN	0	100	kHz
I _{OUT} (1)	Peak output current	OUTx	0	1.76	Α
T _A	Operating ambient temperature		-40	125	°C
T _J	Operating junction temperature		-40	150	°C

⁽¹⁾ Power dissipation and thermal limits must be observed.

7.4 Thermal Information

		DRV8220	DRV8220	
	THERMAL METRIC ⁽¹⁾	DRL (SOT563)	DSG (WSON)	UNIT
		6 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	152.4	94.7	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	63.6	115.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	39.1	62.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	2.0	11.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	38.7	62.0	°C/W

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ± 500 V may actually have higher performance.



		DRV8220	DRV8220	
	THERMAL METRIC(1)	DRL (SOT563)	DSG (WSON)	UNIT
		6 PINS	8 PINS	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance		38.6	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

4.5 V \leq V_{VM} \leq 18 V, -40° C \leq T_J \leq 150°C (unless otherwise noted). Typical values are at T_J = 27°C and V_{VM} = 12 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SU	PPLY (VM)					
I _{VM}	VM active mode current	IN1 = 0 V, IN2 = 3.3 V		1.5	2	mA
I _{VMQ}	VM sleep mode current	Sleep mode, V _{VM} = 12 V, T _J = 27°C			960	nA
t _{WAKE}	Turnon time	Sleep mode to active mode delay			65	μs
t _{AUTOSLEEP}	Autosleep turnoff time	Active mode to autosleep mode delay, nSLEEP = 3.3 V	0.9		2.6	ms
t _{SLEEP}	Turnoff time	Active mode to sleep mode delay, nSLEEP = 0 V		1		μs
LOGIC-LEV	EL INPUTS (INx, nSLEEP, IN1/PH, IN	12/EN)				
V _{IL}	Input logic low voltage		0		0.35	V
V _{IH}	Input logic high voltage		1.45		5.5	V
V _{HYS}	Input logic hysteresis		49			mV
I _{IL}	Input logic low current	V ₁ = 0 V	-1		1	μA
I _{IH}	Input logic high current, IN1/EN, IN2/PH	V _I = 3.3 V	20		50	μA
	In a state of the sum of the CLEEP	V _I = 3.3 V, active mode	60		100	μA
I _{IH_nSLEEP}	Input logic high current, nSLEEP	V _I = 3.3 V, autosleep mode			42	nA
R _{PD}	Input pulldown resistance, IN1/EN, IN2/PH	To GND		100		kΩ
TRI-LEVEL	INPUTS (MODE)					
V _{TIL}	Tri-level input logic low voltage		0		0.22 × V _{nSLEEP}	V
V _{TIZ}	Tri-level input Hi-Z voltage	R _I = Hi-Z	0.6 × V _{nSLEEP}		0.675 × V _{nSLEEP}	٧
V _{TIH}	Tri-level input logic high voltage		0.75 × V _{nSLEEP}		5.5	V
Б	Tri land multi-remainten	to GND, sleep mode		1		МΩ
R _{TPD}	Tri-level pulldown resistance	to GND, active mode		130		kΩ
R _{TPU}	Tri-level pullup resistance	to nSLEEP buffered reference		75		kΩ
DRIVER OU	ITPUTS (OUTx)	,				
R _{DS(on)_HS}	High-side MOSFET on resistance	I _O = 0.2 A		500		mΩ
R _{DS(on)_LS}	Low-side MOSFET on resistance	I _O = -0.2 A		500		mΩ
V _{SD}	Body diode forward voltage	I _O = -0.5 A		1		V
t _{RISE}	Output rise time	V _{OUTx} rising from 10% to 90% of V _{VM}		150		ns
t _{FALL}	Output fall time	V _{OUTx} falling from 90% to 10% of V _{VM}		150		ns
t _{PD}	Input to output propagation delay	Input crosses 0.8 V to V _{OUTx} = 0.1×V _{VM} , I _O = 1 A		135		ns
t _{DEAD}	Output dead time	Internal dead time		500		ns
	Laskana aumantists OUTs	OUTx is Hi-Z, $R_L = 20 \Omega$ to VM		186		μA
l _{OUT}	Leakage current into OUTx	OUTx is Hi-Z, $R_L = 20 \Omega$ to GND		-3		nA

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

www.ti.com

 $4.5~V \le V_{VM} \le 18~V, -40^{\circ}C \le T_{J} \le 150^{\circ}C$ (unless otherwise noted).

Typical values are at $T_J = 27^{\circ}\text{C}$ and $V_{VM} = 12 \text{ V}$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
PROTECTION	ON CIRCUITS VM supply undervoltage lockout (UVLO) Supply rising 4.5 V Supply falling 3.7 V Supply UVLO hysteresis Rising to falling threshold 325 mV Supply undervoltage deglitch time V _{VM} falling to OUTx disabled 11 μs Overcurrent protection trip point 1.76 A							
M	VM supply undervoltage lockout	Supply rising			4.5	V		
V _{UVLO}	(UVLO)	Supply falling	3.7			V		
V _{UVLO_HYS}	Supply UVLO hysteresis	Rising to falling threshold		325		mV		
t _{UVLO}	Supply undervoltage deglitch time	V _{VM} falling to OUTx disabled		11		μs		
I _{OCP}	Overcurrent protection trip point		1.76			Α		
t _{OCP}	Overcurrent protection deglitch time			4.2		μs		
t _{RETRY}	Overcurrent protection retry time			1.7		ms		
T _{TSD}	Thermal shutdown temperature		153		193	°C		
T _{HYS}	Thermal shutdown hysteresis			22		°C		

7.6 Typical Characteristics




Figure 7-1. Sleep Current (I_{VMQ}) vs. Supply Voltage (V_{VM})






Figure 7-3. Active Current (I_{VM}) vs. Supply Voltage (V_{VM})



A. nSLEEP = 0 V

Figure 7-2. Sleep Current (I_{VMQ}) vs. Junction Temperature (I_{J})



A. nSLEEP = 3.3 V

Figure 7-4. Active Current (I_{VM}) vs. Junction Temperature (T_J)







Figure 7-5. High-Side R_{DS(on)} vs. Supply Voltage



A. nSLEEP = 3.3 V

Figure 7-7. Low-Side R_{DS(on)} vs. Supply Voltage






Figure 7-9. High-Z Leakage Current into OUTx (I_{OUT}) with OUTx connected to GND vs. Supply Voltage (V_{VM})



A. nSLEEP = 3.3 V

Figure 7-6. High-Side $R_{DS(on)}$ vs. Junction Temperature (T_J)



A. nSLEEP = 3.3 V

Figure 7-8. Low-Side $R_{DS(on)}$ vs. Junction Temperature (T_J)




Figure 7-10. High-Z Leakage Current into OUTx (I_{OUT}) with OUTx connected to VM vs. Supply Voltage (V_{VM})

8 Detailed Description


8.1 Overview

DRV8220 is an integrated H-bridge driver with multiple control interface options: PWM (IN1/IN2) interface (DRL and DSG packages), PH/EN (DSG only), or half-bridge interface (DSG only). To reduce area and external components on a printed circuit board, the device integrates a charge pump regulator and its capacitors. Both DSG and DRL packages support a timed auto-sleep mode which reduces microcontroller GPIO connections by eliminating a disable/sleep pin and automatically putting the device into a low-power sleep mode when the inputs remain inactive for 1-2 ms. When using autosleep for PWM or PH/EN mode, the nSLEEP pin may be tied high. The nSLEEP pin allows the device to be put to sleep in half-bridge mode where autosleep is not available.

The PWM interface is a standard 2-pin (IN1/IN2) motor drive interface. The PH/EN interface allows bi-directional PWM control using only one PWM resource from the controller. PWM and PH/EN interfaces can drive loads like brushed DC motors and bistable relays bidirectionally. Independent half-bridge mode allows for full control over each half-bridge. The half-bridges can independently control two loads with each channel acting as a high-side or low-side driver with half of the $R_{\rm DS(on)}$ of full-bridge driving. Alternatively, half-bridge mode also allows the inputs and outputs to be connected together, or "paralleled," to drive a single load as a high-side or low-side driver with one-forth the $R_{\rm DS(on)}$ of full-bridge driving.

The integrated protection features protect the device in the case of a system fault. These include undervoltage lockout (UVLO), overcurrent protection (OCP), and overtemperature shutdown (TSD).

8.2 Functional Block Diagram






Figure 8-1. Multiple interface variant in DSG package

Figure 8-2. PWM interface variant in DRL package



8.3 Feature Description

8.3.1 External Components

Table 8-1 lists the recommended external components for the device.

COMPONENT	PIN 1	PIN 2	RECOMMENDED
C _{VM1}	VM	GND	0.1-μF, low ESR ceramic capacitor, VM-rated.
C _{VM2}	VM	GND	Section 10.1, VM-rated.

8.3.2 Control Modes

The DRV8220 provides three modes to support different control schemes with the PH/IN1 and EN/IN2 pins. The MODE pin selects the control interface mode by setting it either logic low, logic high, or Hi-Z as shown in Table 8-2. The MODE pin does not latch its state, so it may be changed during operation.

The DRL package variant only supports the PWM interface (see Table 8-4).

Table 8-2. MODE pin functions for DSG variant

MODE STATE	CONTROL MODE
MODE = Logic Low	PWM
MODE = Logic High	PH/EN
MODE = Hi-Z	Half-Bridge

The inputs can accept DC or pulse-width modulated (PWM) voltage signals with duty cycles from 0% to 100%. By default, the INx, PH/IN1, and EN/IN2 pins have internal pulldown resistors to ensure the outputs are Hi-Z if no inputs are present (the only exception is half-bridge mode, where OUTx = L if INx is floating).

The following sections show the truth tables for each control mode. Additionally, the DRV8220 automatically handles the dead-time generation when switching between the high-side and low-side MOSFET of a half-bridge. Figure 8-3 describes the naming and configuration for the various H-bridge states described in the following sections.




Figure 8-3. H-bridge states

8.3.2.1 PWM Control Mode (DSG: MODE = 0 and DRL)

The PWM interface (IN1/IN2) controls the OUTx pins according to the logic table in Table 8-3 and Table 8-4. In the DSG package, setting the MODE pin logic low selects PWM mode. The coast/Hi-Z state doubles as an automatic sleep mode. After staying in the coast/Hi-Z state for t_{SLEEP}, the device will automatically go into low-power sleep mode (autosleep). The PWM mode is the only interface mode available in the DRL package.

Table 8-3. PWM control mode with automatic sleep and sleep pin in DSG package

	<u> </u>						
nSLEEP	IN1	IN2	OUT1	OUT2	DESCRIPTION		
0	Х	Х	Hi-Z	Hi-Z	Low-power sleep mode		
1	0	0	Hi-Z	Hi-Z	Coast (H-bridge Hi-Z)/ low-power automatic sleep mode		
1	0	1	L	Н	Reverse (OUT2 → OUT1)		
1	1	0	Н	L	Forward (OUT1 → OUT2)		
1	1	1	L	L	Brake (low-side slow decay)		

Table 8-4. PWM control mode with automatic sleep in DRL package

IN1	IN2	OUT1	OUT2	DESCRIPTION
0	0	Hi-Z	Hi-Z	Coast (H-bridge Hi-Z)/ low-power automatic sleep mode
0	1	L	Н	Reverse (OUT2 → OUT1)
1	0	Н	L	Forward (OUT1 → OUT2)
1	1	L	L	Brake (low-side slow decay)

8.3.2.2 PH/EN Control Mode (DSG: MODE = 1)

When the MODE pin is logic high on power up, the device selects "phase-enable" mode (PH/EN). PH/EN mode allows for the H-bridge to be controlled with a speed and direction type of interface. Table 8-5 shows the truth table for PH/EN mode. When the EN pin is low, the device enters brake mode. This allows the controller to use a single PWM generator peripheral on the EN pin while a standard GPIO pin controls directions using the PH pin. However, if the EN pin remains low for longer than t_{SLEEP} , the device goes into low-power sleep mode and the outputs are disabled.

Table 8-5. PH/EN control mode

nSLEEP	EN	PH	OUT1	OUT2	DESCRIPTION		
0	Х	Х	Hi-Z	Hi-Z	Low-power sleep mode (H-Bridge Hi-Z)		
1	0	Х	L → Hi-Z	L → Hi-Z	Brake (low-side slow decay) for t _{SLEEP} , then auto-sleep mode (H-bridge Hi-Z)		
1	1	0	L	Н	Reverse (OUT2 → OUT1)		
1	1	1	Н	L	Forward (OUT1 → OUT2)		

8.3.2.3 Half-Bridge Control Mode (DSG: MODE = Hi-Z)

When the MODE pin is floating (Hi-Z), selects the half-bridge control mode. This mode allows for each half-bridge to be directly controlled in order to support high-side slow decay (or brake), driving two independent loads, or paralleling the outputs for higher current capability for a single load. Table 8-6 shows the truth table for independent half-bridge mode. Because this mode does not have an autosleep state, the nSLEEP pin must be used to bring the device in and out of sleep mode. See Section 8.4.2 for more details.

Table 8-6. Half-bridge control mode Old_Colspec: left

nSLEEP	IN1	IN2	OUT1	OUT2	DESCRIPTION
0	X	X	Hi-Z	Hi-Z	Low-power sleep mode
1	0	Х	L	X	OUT1 low-side On

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



Table 8-6. Half-bridge control mode Old_Colspec: left (continued)

nSLEEP	IN1	IN2	OUT1	OUT2	DESCRIPTION
1	1	Х	Н	Х	OUT1 high-side On
1	Х	0	Х	L	OUT2 low-side On
1	Х	1	Х	Н	OUT2 high-side On

8.3.3 Protection Circuits

The DRV8220 is fully protected against supply undervoltage, output overcurrent, and device overtemperature events.

8.3.3.1 Supply Undervoltage Lockout (UVLO)

If at any time the supply voltage falls below the undervoltage lockout threshold voltage (V_{UVLO}), all MOSFETs in the H-bridge will be disabled. The charge pump and device logic are disabled in this condition. Normal operation resumes when the supply voltage rises above the V_{UVLO} threshold. Table 8-7 summarizes the conditions when the device enters UVLO.

Table 8-7. DRV8220 UVLO response conditions

V _{VM}	Device response
<4.5 V	UVLO
>4.5 V	Normal operation

8.3.3.2 OUTx Overcurrent Protection (OCP)

An analog current limit circuit on each MOSFET limits the peak current out of the device even in hard short circuit events. If the output current exceeds the overcurrent threshold, I_{OCP} , for longer than the overcurrent deglitch time, t_{OCP} , all MOSFETs in the H-bridge will be disabled. After t_{RETRY} , the MOSFETs are re-enabled according to the state of the PH/IN1 and EN/IN2 pins. If the overcurrent condition is still present, the cycle repeats; otherwise normal device operation resumes.

In half-bridge control mode, the OCP behavior is slightly modified. If an overcurrent event is detected, only the corresponding half-bridge will be disabled. The other half-bridge will continue normal operation. This allows for the device to manage independent fault events when driving independent loads. If an overcurrent event is detected in both half-bridges, both half-bridges will be disabled. Both half-bridges share the same overcurrent retry timer. If an overcurrent event occurs first in OUT1, that output will disable for the duration of $t_{\rm RETRY}$. If OUT2 experiences an overcurrent event after OUT1, but before $t_{\rm RETRY}$ has expired, then both OUTx pins will remain disabled for a full duration of $t_{\rm RETRY}$.

8.3.3.3 Thermal Shutdown (TSD)

If the die temperature exceeds the overtemperature limit T_{TSD} , all MOSFETs in the H-bridge will be disabled. Normal operation will resume when the overtemperature condition is removed and the die temperature drops below the T_{TSD} threshold.

8.3.4 Pin Diagrams

8.3.4.1 Logic-Level Inputs

Figure 8-4 shows the input structure for the logic-level input pins IN1, IN2, PH/IN1, and EN/IN2.




Figure 8-4. Logic-level input

8.3.4.2 Tri-Level Input

Figure 8-5 shows the input structure for the tri-level input pin, MODE. The MODE pin references its input state to the voltage of the nSLEEP pin to determine logic high, logic low, or high-impedance (Hi-Z) input states. However, these internal resistors do not draw current from the sleep pin when the device is in autosleep mode. This helps to reduce overall current draw from the device when in sleep mode.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback






Figure 8-5. MODE tri-level input

8.4 Device Functional Modes

The DRV8220 has several different modes of operation depending on the system inputs and conditions.

8.4.1 Active Mode

In active mode, the H-bridge, charge pump, and internal logic are active and the device is ready to receive inputs. The device leaves active mode when entering low-power sleep mode or fault mode. When leaving sleep mode, nSLEEP must be held high for longer than the duration of t_{WAKE} to enable the device. When waking from autosleep, the INx pins (DRL package or DSG package when MODE = 0) or EN pin (DSG package when MODE = 1) must be held high for the duration of twake to enable the device. After the twake time has elapsed, the device is awake, and the INx pins or EN pin may receive a PWM signal.

8.4.2 Low-Power Sleep Mode

The DRV8220 supports a low-power sleep mode to reduce current consumption from VM when the driver is not active. In low-power sleep mode, the device draws minimal current denoted by I_{VMO}. There are two ways to enter low-power sleep mode in the DSG package: autosleep and using the nSLEEP pin. Table 8-8 describes how to enter low-power sleep mode. The DRL package variant only supports autosleep mode.

Variant Input pin state OUT1 OUT2 Description DRL IN1 = IN2 = 0Autosleep for PWM interface: Upon entering this state, the outputs Hi-Z Hi-Z are disabled. The device remains in Active Mode for t_{SLEEP}, then MODE = 0, IN1 = IN2 = 0Hi-Z Hi-Z goes into low-power mode. Autosleep for PH/EN interface: Upon entering this state, both outputs go into brake mode by turning the low-side FETs on. The MODE = 1, EN = 0 $L \to Hi\text{-}Z$ $L \rightarrow Hi-Z$ DSG device remains in this state for t_{SLEEP}, then goes into low-power mode. Once in low-power mode, the outputs are disabled. Sleep pin: When the nSLEEP pin goes low, the outputs are disabled, nSLEEP = 0Hi-Z Hi-Z and the device goes into low-power sleep mode immediately.

Table 8-8. DRV8220 sleep mode summary

The device returns to active mode when the input pins move to a state other than the ones in Table 8-8. To wake up the device from autosleep mode, the INx pins or EN pin (depending on MODE state and package variant) must be asserted high for longer than twake before receiving PWM input signals. When using the nSLEEP pin, nSLEEP must be asserted high longer than t_{WAKE} and the INx or EN pins must not be in an autosleep state.

In the DSG package, TI recommends tying the nSLEEP pin to the logic supply rail when using autosleep in PWM or PH/EN interface modes. For applications where a microcontroller controls nSLEEP, designers must ensure that nSLEEP is not floating while VM > V_{UVLO}. This may cause unintended outputs, depending on the state of the MODE, IN1/PH, and IN2/EN pins. If this condition may occur in the system, then TI recommends using a 100 kΩ pulldown resistor on nSLEEP.

8.4.3 Fault Mode

The DRV8220 enters fault mode when encountering a fault. This protects the device and the output load. Device behavior in fault mode depends on the fault condition, as described in Section 8.3.3 and depends on the fault condition. The device leaves the fault mode and re-enters active mode once the recovery condition is met. Table 8-9 summarizes the fault conditions, response, and recovery.

Product Folder Links: DRV8220

Table 8-9. DRV8220 fault condition summary

FAULT	CONDITION	H-BRIDGE	RECOVERY
Undervoltage Lockout (UVLO)	VM < V _{UVLO} falling	Disabled	VM > V _{UVLO} rising
Overcurrent (OCP)	I _{OUT} > I _{OCP}	Disabled	t _{RETRY}
Thermal Shutdown (TSD)	$T_J > T_{TSD}$	Disabled	T _J < T _{TSD} - T _{HYS}

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The DRV8220 can be used in a variety of applications that require either a half-bridge or H-bridge power stage configuration. Common application examples include brushed DC motors, solenoids, bistable latching relays, and actuators. These devices can also drive many common passive loads such as LEDs, resistive elements, relays, etc. This section highligts some application examples for the DRV8220.

9.2 Typical Application

9.2.1 Full-Bridge Driving

A typical application for the DRV8220 is to drive a brushed DC motor or single-coil latching relay bidriectionally (in forward and reverse) using the outputs as a full-bridge, or H-bridge, configuration. Figure 9-1 and Figure 9-2 show examples for each package variant driving a motor with the PWM interface. Figure 9-3 shows an example of driving a single-coil latching relay with the PWM interface. Figure 9-4 shows an example of driving a motor with the PH/EN interface.




Figure 9-1. PWM interface motor-driving application for DRL package




Figure 9-2. PWM interface motor-driving application for DSG Package




Figure 9-3. PWM interface single-coil latching relay application




Figure 9-4. PH/EN interface motor-driving application

9.2.1.1 Design Requirements

Table 9-1 lists the required parameters for a typical usage case.

Table 9-1. System design requirements

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Motor supply voltage	V _M	11 V
Microcontroller supply voltage	V _{CC}	3.3 V

Table 9-1. System design requirements (continued)

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Target motor RMS current	I _{motor}	300 mA
Target relay current	I _{relay}	50 mA

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Supply Voltage

The appropriate supply voltage depends on the ratings of the load (motor, solenoid, relay, etc.). In the case of a brushed DC motor, the supply voltage will impact the desired RPM. A higher voltage spins a brushed dc motor faster with the same PWM duty cycle applied to the power FETs. A higher voltage also increases the rate of current change through the inductive windings of a motor, solenoid, or relay.

9.2.1.2.2 Control Interface

Section 8.3.2.1 describes the PWM control interface depending on selected package. TI recommends connecting the the MODE pin directly to the GND net as shown in Figure 9-2. However, if other interface states are required in the application, the MODE pin may be connected to a GPIO pin to select the other interface options during operation. The autosleep feature allows for bidirectional control of the motor and low-power mode using only two pins. This eliminates the need for another GPIO to control a sleep pin. Figure 9-5 and Figure 9-6 show waveform examples of driving a motor with the PWM interface.


Figure 9-7 and Figure 9-8 show waveform examples of driving a single coil relay with the PWM interface. The relay can be driven between the forward/reverse states and the brake/coast states as shown in the figures.


Section 8.3.2.2 describes the PH/EN control interface. Connecting the MODE pin to the microcontroller supply selects the PH/EN interface. PH/EN mode helps to reduce the number of microcontroller PWM generators needed for motor driving by toggling only the EN pin. The PH pin controls the direction of motor driving with this interface. The device will enter sleep mode if EN is held low for longer than t_{SI EEP}.


9.2.1.2.3 Low-Power Operation

Section 8.4.2 describes how to enter low-power sleep mode. When entering sleep mode, TI recommends setting all inputs as a logic low to minimize system power.

9.2.1.3 Application Curves







Channel 4 = OUT2

Figure 9-6. PWM driving for a motor with 50% duty

cycle, signals and motor current






Figure 9-7. PWM driving for a single-coil latching relay with driving profile FORWARD \rightarrow COAST \rightarrow REVERSE \rightarrow COAST

Figure 9-8. PWM driving for a single-coil latching relay with driving profile FORWARD \rightarrow BRAKE \rightarrow REVERSE \rightarrow BRAKE

9.2.2 Half-Bridge Driving

The DRV8220 can be configured to half-bridge mode by leaving the MODE pin floating. In this mode, the device outputs can be used as low-side or high-side drivers. This allows the device to drive various loads such as one or two motors unidirectionally (only in one direction), solenoids, valves, and relays. Figure 9-9 shows the device used as a low-side driver on OUT1 and high-side driver on OUT2. Both loads may also be driven from the high-side or from the low-side. By tying the INx pins together and OUTx pins together, as shown in Figure 9-10 and Figure 9-11, the device can drive a single load with half of the R_{DS(on)}. This can accommodate larger current requirements. This configuration is called "parallel half-bridge mode."

In half-bridge mode, the other FETs and body diodes in the half-bridge will recirculate freewheeling current during the off-time of the PWM duty cycle, so extra external diodes are not needed.




Figure 9-9. Half-bridge mode used as a high-side

and low-side driver for two loads

Figure 9-10. Half-bridge mode used as a high-side driver with outputs paralleled

Controller

OUT | Thermal | MODE | A CONTROLLER | B CONTROLLER | B

V_{MCU}

C_{Busk}

1 V_M

DRV8220DSG nSLEEP

V_M

SDUT1 | Thermal | MODE | 7 X | 6 | 6 | 7 X | 6 | 6 | 7 X | 6 | 7 X | 6 | 7 X | 6 | 7 X | 6 | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X | 7 X |

Figure 9-11. Half-bridge mode used as a low-side driver with outputs paralleled

9.2.2.1 Design Requirements

Table 9-2 lists the required parameters for the use case shown in Figure 9-9.

Table 9-2.	Svstem	desian	requirements
-------------------	--------	--------	--------------

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Load supply voltage	V_{M}	12 V
Microcontroller supply voltage	V _{MCU}	3.3 V
Maximum valve current	I _{OUT1}	100 mA pulse for 100 ms
Maximum pump current	I _{OUT2}	600 mA, RMS

9.2.2.2 Detailed Design Procedure

9.2.2.2.1 Supply Voltage

The appropriate supply voltage depends on the ratings of the load.

9.2.2.2.2 Control Interface

Section 8.3.2.3 describes the half-bridge control interface for the DSG package.


9.2.2.2.3 Low-Power Operation


Bringing nSLEEP to 0 V puts the DRV8220 to sleep in half-bridge mode. Section 8.4.2 describes how to enter low-power sleep mode in detail. When entering sleep mode, TI recommends setting all inputs as a logic low to minimize system power. To wake up the DRV8220 in half-bridge mode, bring nSLEEP high, then set IN1 or IN2 high for longer than t_{WAKE} before returning low or sending a PWM signal. Figure 9-16 and Figure 9-17 show this wakeup procedure.

To minimize leakage current into the OUTx pins (especially in battery-powered applications), connect the load from OUTx to GND. As mentioned earlier, connecting the load from OUTx to VM is also possible, but there may be some small leakage current into OUTx when it is disabled. No leakage current is expected if loads are connected in H-bridge configuration.

9.2.2.3 Application Curves

The figures below show waveform examples of high-side and low-side driving in half-bridge mode. Figure 9-12 and Figure 9-13 show example waveforms of driving a motor unidirectionally using high-side and low-side driving. Figure 9-14 and Figure 9-15 show example waveforms of driving a solenoid using high-side and low-side driving. Figure 9-16 and Figure 9-17 show examples of driving a motor using high-side and low-side driving when the OUTx pins are paralleled together to create a single half bridge.








Figure 9-13. Driving a motor in half-bridge mode with 50% duty cycle using the low-side FET

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback






Figure 9-14. Driving a solenoid in half-bridge mode using the high-side FET

Figure 9-15. Driving a solenoid in half-bridge mode using the low-side FET




Figure 9-16. Driving a motor in parallel half-bridge mode using the high-side FETs

Figure 9-17. Driving a motor in parallel half-bridge mode using the low-side FETs

9.2.3 Dual-Coil Relay Driving

The PWM interface may also be used to drive a dual-coil latching relay. The figures in this section show example schematics.




Figure 9-18. Dual-coil relay driving, DSG package

Figure 9-19. Dual-coil relay driving, DRL package

9.2.3.1 Design Requirements

Table 9-3 provides example requirements for a dual-coil relay application.

TEXAS INSTRUMEN	ГS
www.ti.com	

Table 9-3. System design requirement	nts
--------------------------------------	-----

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Motor supply voltage	V_{M}	12 V
Microcontroller supply voltage	V _{CC}	3.3 V
Relay current	I _{OUT1} , I _{OUT2}	500 mA pulse for 100 ms

9.2.3.2 Detailed Design Procedure

9.2.3.2.1 Supply Voltage

The appropriate supply voltage depends on the ratings of the load.

9.2.3.2.2 Control Interface

The PWM interface can be used to drive dual-coil relays. Section 8.3.2.1 describes the PWM control interface. Figure 9-20 and Figure 9-21 show a schematic and timing diagram for driving a dual-coil relay with the PWM interface.




Figure 9-21. Timing diagram for driving a dual-coil relay with PWM interface

Table 9-4 shows the logic table for the PWM interface. The descriptions in this table reflect how the input and output states drive the dual coil relay. When Coil1 is driven (OUT1 voltage is at GND), The voltage at OUT2 will go to VM. Because the center tap of the relay is also at VM, no current flows through Coil2. The same is true when Coil2 is driven; Coil1 shorts to VM. The body diodes of the high-side FETs act as freewheeling diodes, so extra external diodes are not needed. Figure 9-22 shows oscilloscope traces for this application.

Table 9-4. PWM control table for dual-coil relay driving

IN1	IN2	OUT1	OUT2	DESCRIPTION						
0	0	Hi-Z	Hi-Z	Outputs disabled (H-Bridge Hi-Z)						
0	1	L	L H Drive Coil1							
1	0	Н	L	Drive Coil2						
1	1	L	L	Drive Coil1 and Coil2 (invalid state for a dual-coil latching relay)						

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



9.2.3.2.3 Low-Power Operation

Section 8.4.2 describes how to enter low-power sleep mode. When entering sleep mode, TI recommends setting all inputs as a logic low to minimize system power.

To minimize leakage current into the OUTx pins (especially in battery-powered applications), connect the load from OUTx to GND. As shown in the previous section, connecting the load from OUTx to VM is also possible, but there may be some small leakage current into OUTx when it is disabled.

9.2.3.3 Application Curves




Figure 9-22. PWM driving for dual-coil relay

9.2.4 Current Sense

A small shunt resistor on the GND pin can provide current sense information back to the microcontroller ADC. The microcontroller can use this information to detect motor load conditions, such as stall. Figure 9-23 shows an example schematic using the DRL package. If better current sensing dynamic range is needed, an amplifier can be added as shown in Figure 9-24.

The DSG thermal pad may be connected to the board ground net or the GND pin/sense signal net.




Figure 9-23. Shunt resistor on GND pin of DRV8220 in the DRL package




Figure 9-24. Current sense amplifier example

9.2.4.1 Design Requirements

Table 9-5 provides example requirements for a current sensing application.

Table 9-5. System design requirements

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Motor supply voltage	V _M	12 V
Microcontroller supply voltage	V _{CC}	3.3 V
Maximum voltage across R _{SENSE}	V _{SENSE}	150 mV
Motor RMS current	I _{OUT1} , I _{OUT2}	500 mA
Motor stall current	I _{OUT1,stall} , I _{OUT2,stall}	1 A

9.2.4.2 Detailed Design Procedure

9.2.4.2.1 Shunt Resistor Sizing

The Absolute Maximum Ratings for the INx pins set the maximum voltage across the shunt resistor. If the signal on the INx pin is low, referenced at the board ground, then the INx pins are at a negative voltage with respect to the GND pin voltage. This sets the maximum sense voltage/GND pin voltage to 0.5 V. Figure 9-25 shows the relative pin voltages.

Copyright © 2021 Texas Instruments Incorporated






Figure 9-25. Pin voltages with respect to board ground using current sense resistor

This example uses 150 mV for the maximum V_{SENSE} , which is less than 0.5 V and provides some margin for safety or error. The maximum current through the motor will be the stall current, which is 1 A for this example. With this information, the sense resistance R_{SENSE} can be calculated from the equation below.

$$R_{SENSE} = V_{SENSE} / I_{STALL} = 0.15 / 1 = 0.15 \Omega$$
 (1)

Because the device GND pin voltage will vary with current through the sense resistor, the designers must also ensure that the logic pins meet V_{IL} and V_{IH} parameters, the MODE pin meets the V_{TIL} , V_{TIZ} , and V_{TIH} parameters, and the supply remains above V_{UVLO} for proper operation.

9.2.4.2.2 RC Filter

The RC filter shown in Figure 9-23 is used to filter noise and transients from the sense signal. TI recommends $R_{\text{FILTER}} = 1 \text{ k}\Omega$ and $C_{\text{FILTER}} = 100 \text{ nF}$. Different values can be chosen depending on the specific system conditions.

9.3 Current Capability and Thermal Performance

The output current and power dissipation capabilities of the driver depends heavily on the PCB design and external system conditions. This section provides some guidelines for calculating these values.

9.3.1 Power Dissipation and Output Current Capability

Total power dissipation for the device consists of three main components: quiescent supply current dissipation (P_{VM}) , the power MOSFET switching losses (P_{SW}) , and the power MOSFET $R_{DS(on)}$ (conduction) losses (P_{RDS}) . While other factors may contribute additional power losses, they are typically insignificant compared to the three main items.

$$P_{TOT} = P_{VM} + P_{SW} + P_{RDS} \tag{2}$$

 P_{VM} can be calculated from the nominal motor supply voltage (V_{VM}) and the I_{VM} active mode current specification.

$$P_{VM} = V_{VM} \times I_{VM} \tag{3}$$

$$P_{VM} = 16.8 \text{ mW} = 12 \text{ V x } 1.4 \text{ mA}$$
 (4)

 P_{SW} can be calculated from the nominal motor supply voltage (V_{VM}), average output current (I_{RMS}), switching frequency (I_{PWM}) and the device output rise (I_{RISE}) and fall (I_{FALL}) time specifications.

$$P_{SW} = P_{SW RISE} + P_{SW FALL}$$
 (5)

$$P_{SW RISE} = 0.5 \times V_{M} \times I_{RMS} \times t_{RISE} \times f_{PWM}$$
 (6)

$$P_{SW FALL} = 0.5 \times V_{M} \times I_{RMS} \times t_{FALL} \times f_{PWM}$$
(7)

$$P_{SW RISE} = 9 \text{ mW} = 0.5 \times 12 \text{ V} \times 0.5 \text{ A} \times 150 \text{ ns} \times 20 \text{ kHz}$$
 (8)

$$P_{SW FALL} = 9 \text{ mW} = 0.5 \times 12 \text{ V} \times 0.5 \text{ A} \times 150 \text{ ns} \times 20 \text{ kHz}$$
 (9)

$$P_{SW} = 18 \text{ mW} = 9 \text{ mW} + 9 \text{ mW}$$
 (10)

P_{RDS} can be calculated from the device R_{DS(on)} and average output current (I_{RMS}).

$$P_{RDS} = I_{RMS}^{2} \times (R_{DS(ON) HS} + R_{DS(ON) LS})$$

$$(11)$$

 $R_{DS(ON)}$ has a strong correlation with the device temperature. Assuming a device junction temperature of 85 °C, $R_{DS(on)}$ could increase ~1.5x based on the normalized temperature data. The calculation below shows this derating factor. Alternatively, the Section 7.6 section shows curves that plot how $R_{DS(on)}$ changes with temperature.

$$P_{RDS} = 375 \text{ mW} = (0.5 \text{ A})^2 \text{ x} (500 \text{ m}\Omega \text{ x} 1.5 + 500 \text{ m}\Omega \text{ x} 1.5)$$
 (12)

Based on the example calculations above, the expressions below calculate the total expected power dissipation for the device.

$$P_{TOT} = P_{VM} + P_{SW} + P_{RDS}$$
 (13)

$$P_{TOT} = 410 \text{ mW} = 16.8 \text{ mW} + 18 \text{ mW} + 375 \text{ mW}$$
 (14)

The driver's junction temperature can be estimated using P_{TOT} , device ambient temperature (T_A) , and package thermal resistance $(R_{\theta JA})$. The value for $R_{\theta JA}$ depends heavily on the PCB design and copper heat sinking around the device. Section 9.3.2 describes this dependence in greater detail.

$$T_{J} = (P_{TOT} \times R_{\theta JA}) + T_{A} \tag{15}$$

$$T_J = 124^{\circ}C = (0.410 \text{ W x } 94.7 \text{ °C/W}) + 85^{\circ}C$$
 (16)

The device junction temperature should remain below its absolute maximum rating for all system operating conditions. The calculations in this section provide reasonable estimates for junction temperature. However, other methods based on temperature measurements taken during system operation are more realistic and reliable. Additional information on motor driver current ratings and power dissipation can be found in Section 9.3.2 and Section 12.1.1.

9.3.2 Thermal Performance

The datasheet-specified junction-to-ambient thermal resistance, $R_{\theta JA}$, is primarily useful for comparing various drivers or approximating thermal performance. However, the actual system performance may be better or worse than this value depending on PCB stackup, routing, number of vias, and copper area around the thermal pad. The length of time the driver drives a particular current will also impact power dissipation and thermal performance. This section considers how to design for steady-state and transient thermal conditions.

The data in this section was simulated using the following criteria:

WSON (DSG package)

- 2-layer PCB, standard FR4, 1-oz (35 mm copper thickness) or 2-oz copper thickness. Thermal vias are only
 present under the thermal pad (2 vias, 1.2mm spacing, 0.3 mm diameter, 0.025 mm Cu plating).
 - Top layer: DRV8220 WSON package footprint and copper plane heatsink. Top layer copper area is varied in simulation.
 - Bottom layer: ground plane thermally connected through vias under the thermal pad for DRV8220. Bottom layer copper area varies with top copper area.

Copyright © 2021 Texas Instruments Incorporated



- 4-layer PCB, standard FR4. Outer planes are 1-oz (35 mm copper thickness) or 2-oz copper thickness. Inner
 planes are kept at 1-oz. Thermal vias are only present under the thermal pad (2 vias, 1.2mm spacing, 0.3 mm
 diameter, 0.025 mm Cu plating).
 - Top layer: DRV8220 WSON package footprint and copper plane heatsink. Top layer copper area is varied in simulation.
 - Mid layer 1: GND plane thermally connected to DRV8220 thermal pad through vias. The area of the ground plane is 74.2 mm x 74.2 mm.
 - Mid layer 2: power plane, no thermal connection. The area of the power plane is 74.2 mm x 74.2 mm.
 - Bottom layer: signal layer with small copper pad underneath DRV8220 and thermally connected through
 via stitching from the TOP and internal GND planes. Bottom layer thermal pad is the same size as the
 package (2 mm x 2 mm). Bottom pad size remains constant as top copper plane is varied.

Figure 9-26 shows an example of the simulated board for the HTSSOP package. Table 9-6 shows the dimensions of the board that were varied for each simulation.




Figure 9-26. WSON PCB model top layer

Cu area (mm²)	Dimension A (mm)
2	15.11
4	20.98
8	29.27
16	40.99

Table 9-6. Dimension A for 16-pin PWP package

SOT (DRL package)

- 2-layer PCB, standard FR4, 1-oz (35 mm copper thickness) or 2-oz copper thickness. Thermal vias are only present under the package footprint (2 vias, 1.2mm spacing, 0.3 mm diameter, 0.025 mm Cu plating).
 - Top layer: DRV8220 SOT package footprint and copper plane heatsink. Top layer copper area is varied in simulation.
 - Bottom layer: ground plane thermally connected through vias under the DRV8220DRL package footprint.
 Bottom layer copper area varies with top copper area.
- 4-layer PCB, standard FR4. Outer planes are 1-oz (35 mm copper thickness) or 2-oz copper thickness. Inner planes are kept at 1-oz. Thermal vias are only present under the DRV8220DRL package footprint (2 vias, 1.2mm spacing, 0.3 mm diameter, 0.025 mm Cu plating).
 - Top layer: DRV8220 SOT package footprint and copper plane heatsink. Top layer copper area is varied in simulation.
 - Mid layer 1: GND plane thermally connected under DRV8220DRL package footprint through vias. The area of the ground plane is 74.2 mm x 74.2 mm.
 - Mid layer 2: power plane, no thermal connection. The area of the power plane is 74.2 mm x 74.2 mm.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

 Bottom layer: signal layer with small copper pad underneath DRV8220DRL and thermally connected through via stitching from the TOP and internal GND planes. Bottom layer thermal pad is the same size as the package (1.2 mm x 1.6 mm). Bottom pad size remains constant as top copper plane is varied.

Figure 9-27 shows an example of the simulated board for the HTSSOP package. Table 9-7 shows the dimensions of the board that were varied for each simulation.




Figure 9-27. SOT PCB model top layer

Table 9-7. Dimension A for 16-pin PWP package

Cu area (mm²)	Dimension A (mm)
2	15.11
4	20.98
8	29.27
16	40.99

9.3.2.1 Steady-State Thermal Performance

"Steady-state" conditions assume that the motor driver operates with a constant RMS current over a long period of time. The figures in this section show how $R_{\theta JA}$ and Ψ_{JB} (junction-to-board characterization parameter) change depending on copper area, copper thickness, and number of layers of the PCB. More copper area, more layers, and thicker copper planes decrease $R_{\theta JA}$ and Ψ_{JB} , which indicate better thermal performance from the PCB layout.






Figure 9-28. WSON, PCB junction-to-ambient thermal resistance vs copper area




Figure 9-29. WSON, junction-to-board characterization parameter vs copper area




Figure 9-30. SOT, PCB junction-to-ambient thermal resistance vs copper area




Figure 9-31. SOT, junction-to-board characterization parameter vs copper area

9.3.2.2 Transient Thermal Performance

The motor driver may experience different transient driving conditions that cause large currents to flow for a short duration of time. These may include

- · Motor start-up when the rotor is initially stationary.
- Fault conditions when there is a supply or ground short to one of the motor outputs, and the overcurrent protection triggers.
- Briefly energizing a motor or solenoid for a limited time, then de-energizing.

For these transient cases, the duration of drive time is another factor that impacts thermal performance in addition to copper area and thickness. In transient cases, the thermal impedance parameter $Z_{\theta JA}$ denotes the junction-to-ambient thermal performance. The figures in this section show the simulated thermal impedances

for 1-oz and 2-oz copper layouts for the WSON and SOT packages. These graphs indicate better thermal performance with short current pulses. For short periods of drive time, the device die size and package dominates the thermal performance. For longer drive pulses, board layout has a more significant impact on thermal performance. Both graphs show the curves for thermal impedance split due to number of layers and copper area as the duration of the drive pulse duration increases. Long pulses can be considered steady-state performance.




Figure 9-32. WSON package junction-to-ambient thermal impedance for 1-oz copper layouts




Figure 9-33. WSON package junction-to-ambient thermal impedance for 2-oz copper layouts






Figure 9-34. SOT package junction-to-ambient thermal impedance for 1-oz copper layouts




Figure 9-35. SOT package junction-to-ambient thermal impedance for 2-oz copper layouts

10 Power Supply Recommendations

10.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor drive system design. Having more bulk capacitance is generally beneficial, while the disadvantages are increased cost and physical size.

The amount of local bulk capacitance needed depends on a variety of factors, including:

- The highest current required by the motor or load
- The capacitance of the power supply and ability to source current
- The amount of parasitic inductance between the power supply and motor system
- · The acceptable voltage ripple of the system
- · The motor braking method (if applicable)

The inductance between the power supply and motor drive system limits how the rate current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended minimum value, but system level testing is required to determine the appropriately sized bulk capacitor.




Figure 10-1. System Supply Parasitics Example

11 Layout

11.1 Layout Guidelines

Since the DRV8220 device has integrated power MOSFETs capable of driving high current, careful attention should be paid to the layout design and external component placement. Some design and layout guidelines are provided below. For more information on layout recommendations, please see the application note *Best Practices for Board Layout of Motor Drivers*.

- Low ESR ceramic capacitors should be utilized for the VM-to-GND bypass capacitor. X5R and X7R types are recommended.
- The VM power supply capacitor should be placed as close to the device as possible to minimize the loop inductance.
- The VM power supply bulk capacitor can be of ceramic or electrolytic type, but should also be placed as close as possible to the device to minimize the loop inductance.
- VM, OUT1, OUT2, and GND carry the high current from the power supply to the outputs and back to ground. Thick metal routing should be utilized for these traces as is feasible.
- GND should connect directly on the PCB ground plane.
- The device thermal pad should be attached to the PCB top layer ground plane and internal ground plane (when available) through thermal vias to maximize the PCB heat sinking.
- The copper plane area attached to the thermal pad should be maximized to ensure optimal heat sinking.

11.2 Layout Example




Figure 11-1. Simplified Layout Example of DRL Package without Vias




Figure 11-2. Simplified Layout Example of DRL Package with Larger Copper Area for Better Thermal Dissipation




Figure 11-3. Simplified Layout Example for DSG package



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Calculating Motor Driver Power Dissipation application report
- Texas Instruments, PowerPAD™ Made Easy application report application report
- Texas Instruments, PowerPAD™ Thermally Enhanced Package application report
- Texas Instruments, Understanding Motor Driver Current Ratings application report
- Texas Instruments, Best Practices for Board Layout of Motor Drivers application report

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the guick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 20-Sep-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8220DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	8220	Samples
DRV8220DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	220	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 20-Sep-2021

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Sep-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8220DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	2.0	1.8	0.75	4.0	8.0	Q3
DRV8220DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 30-Sep-2021




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8220DRLR	SOT-5X3	DRL	6	4000	210.0	185.0	35.0
DRV8220DSGR	WSON	DSG	8	3000	210.0	185.0	35.0

2 x 2, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





PLASTIC SMALL OUTLINE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-293 Variation UAAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated