



**CY7C1246KV18, CY7C1257KV18  
CY7C1248KV18, CY7C1250KV18**

**36-Mbit DDR II+ SRAM 2-Word Burst  
Architecture (2.0 Cycle Read Latency)**

**Features**

- 36 Mbit density (4 M × 8, 4 M × 9, 2 M × 18, 1 M × 36)
- 450 MHz clock for high bandwidth
- 2-word burst for reducing address bus frequency
- Double data rate (DDR) interfaces (data transferred at 900 MHz) at 450 MHz
- Available in 2.0 clock cycle latency
- Two input clocks (K and  $\bar{K}$ ) for precise DDR timing
  - SRAM uses rising edges only
- Echo clocks (CQ and  $\bar{CQ}$ ) simplify data capture in high speed systems
- Data valid pin (QVLD) to indicate valid data on the output
- Synchronous internally self-timed writes
- DDR II+ operates with 2.0 cycle read latency when  $\overline{DOFF}$  is asserted HIGH
- Operates similar to DDR I device with 1 cycle read latency when  $\overline{DOFF}$  is asserted LOW
- Core  $V_{DD} = 1.8 V \pm 0.1 V$ ; I/O  $V_{DDQ} = 1.4 V$  to  $V_{DD}$ <sup>[1]</sup>
  - Supports both 1.5 V and 1.8 V I/O supply
- HSTL inputs and variable drive HSTL output buffers
- Available in 165-ball FBGA package (13 × 15 × 1.4 mm)
- Offered in both Pb-free and non Pb-free packages
- JTAG 1149.1 compatible test access port
- Phase-locked loop (PLL) for accurate data placement

**Configurations**

**With Read Cycle Latency of 2.0 Cycles:**

- CY7C1246KV18 – 4 M × 8
- CY7C1257KV18 – 4 M × 9
- CY7C1248KV18 – 2 M × 18
- CY7C1250KV18 – 1 M × 36

**Functional Description**

The CY7C1246KV18, CY7C1257KV18, CY7C1248KV18, and CY7C1250KV18 are 1.8 V synchronous pipelined SRAMs equipped with DDR II+ architecture. The DDR II+ consists of an SRAM core with advanced synchronous peripheral circuitry. Addresses for read and write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of both K and  $\bar{K}$ . Read data is driven on the rising edges of K and  $\bar{K}$ . Each address location is associated with two 8-bit words (CY7C1246KV18), 9-bit words (CY7C1257KV18), 18-bit words (CY7C1248KV18), or 36-bit words (CY7C1250KV18) that burst sequentially into or out of the device.

Asynchronous inputs include an output impedance matching input (ZQ). Synchronous data outputs (Q, sharing the same physical pins as the data inputs D) are tightly matched to the two output echo clocks CQ/ $\bar{CQ}$ , eliminating the need for separately capturing data from each individual DDR SRAM in the system design.

All synchronous inputs pass through input registers controlled by the K or  $\bar{K}$  input clocks. All data outputs pass through output registers controlled by the K or  $\bar{K}$  input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.


**Table 1. Selection Guide**

Description		450 MHz	400 MHz	375 MHz	333 MHz	Unit
Maximum operating frequency		450	400	375	333	MHz
Maximum operating current	× 8	590	540	520	480	mA
	× 9	590	540	520	480	
	× 18	600	550	530	490	
	× 36	760	690	660	600	


**Note**

1. The Cypress QDR II+ devices surpass the QDR consortium specification and can support  $V_{DDQ} = 1.4 V$  to  $V_{DD}$ .


**Logic Block Diagram (CY7C1246KV18)**




**Logic Block Diagram (CY7C1257KV18)**



**Logic Block Diagram (CY7C1248KV18)**



**Logic Block Diagram (CY7C1250KV18)**



## Contents

<b>Pin Configuration</b> .....	<b>5</b>	<b>TAP AC Switching Characteristics</b> .....	<b>17</b>
165-ball FBGA (13 × 15 × 1.4 mm) pinout .....	5	<b>TAP Timing and Test Conditions</b> .....	<b>17</b>
<b>Functional Overview</b> .....	<b>9</b>	<b>Identification Register Definitions</b> .....	<b>18</b>
Read Operations .....	9	<b>Scan Register Sizes</b> .....	<b>18</b>
Write Operations .....	9	<b>Instruction Codes</b> .....	<b>18</b>
Byte Write Operations .....	9	<b>Boundary Scan Order</b> .....	<b>19</b>
DDR Operation .....	9	<b>Power Up Sequence in DDR II+ SRAM</b> .....	<b>20</b>
Depth Expansion .....	9	Power Up Sequence .....	20
Programmable Impedance .....	9	PLL Constraints .....	20
Echo Clocks .....	9	<b>Maximum Ratings</b> .....	<b>21</b>
Valid Data Indicator (QVLD) .....	10	<b>Operating Range</b> .....	<b>21</b>
PLL .....	10	<b>Neutron Soft Error Immunity</b> .....	<b>21</b>
<b>Application Example</b> .....	<b>10</b>	<b>Electrical Characteristics</b> .....	<b>21</b>
<b>Truth Table</b> .....	<b>11</b>	DC Electrical Characteristics .....	21
<b>Write Cycle Descriptions</b> .....	<b>11</b>	AC Electrical Characteristics .....	23
<b>Write Cycle Descriptions</b> .....	<b>12</b>	<b>Capacitance</b> .....	<b>23</b>
<b>Write Cycle Descriptions</b> .....	<b>12</b>	<b>Thermal Resistance</b> .....	<b>23</b>
<b>IEEE 1149.1 Serial Boundary Scan (JTAG)</b> .....	<b>13</b>	<b>Switching Characteristics</b> .....	<b>24</b>
Disabling the JTAG Feature .....	13	<b>Switching Waveforms</b> .....	<b>25</b>
Test Access Port—Test Clock .....	13	Read/Write/Deselect Sequence .....	25
Test Mode Select (TMS) .....	13	<b>Ordering Information</b> .....	<b>26</b>
Test Data-In (TDI) .....	13	Ordering Code Definitions .....	26
Test Data-Out (TDO) .....	13	<b>Package Diagram</b> .....	<b>27</b>
Performing a TAP Reset .....	13	<b>Document History Page</b> .....	<b>28</b>
TAP Registers .....	13	<b>Sales, Solutions, and Legal Information</b> .....	<b>28</b>
TAP Instruction Set .....	13	Worldwide Sales and Design Support .....	28
<b>TAP Controller State Diagram</b> .....	<b>15</b>	Products .....	28
<b>TAP Controller Block Diagram</b> .....	<b>16</b>	PSoC Solutions .....	28
<b>TAP Electrical Characteristics</b> .....	<b>16</b>		

## Pin Configuration

The pin configuration for CY7C1246KV18, CY7C1257KV18, CY7C1248KV18, and CY7C1250KV18 follows.<sup>[2]</sup>

### 165-ball FBGA (13 × 15 × 1.4 mm) pinout

#### CY7C1246KV18 (4 M × 8)

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	$\overline{\text{CQ}}$	NC/72M	A	R/W	$\overline{\text{NWS}}_1$	$\overline{\text{K}}$	NC/144M	$\overline{\text{LD}}$	A	A	CQ
<b>B</b>	NC	NC	NC	A	NC/288M	K	$\overline{\text{NWS}}_0$	A	NC	NC	DQ3
<b>C</b>	NC	NC	NC	$V_{SS}$	A	A	A	$V_{SS}$	NC	NC	NC
<b>D</b>	NC	NC	NC	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	NC	NC
<b>E</b>	NC	NC	DQ4	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	NC	DQ2
<b>F</b>	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	NC
<b>G</b>	NC	NC	DQ5	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	NC
<b>H</b>	$\overline{\text{DOFF}}$	$V_{REF}$	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	$V_{REF}$	ZQ
<b>J</b>	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQ1	NC
<b>K</b>	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	NC
<b>L</b>	NC	DQ6	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	NC	DQ0
<b>M</b>	NC	NC	NC	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	NC	NC
<b>N</b>	NC	NC	NC	$V_{SS}$	A	A	A	$V_{SS}$	NC	NC	NC
<b>P</b>	NC	NC	DQ7	A	A	QVLD	A	A	NC	NC	NC
<b>R</b>	TDO	TCK	A	A	A	NC	A	A	A	TMS	TDI

#### CY7C1257KV18 (4 M × 9)

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	$\overline{\text{CQ}}$	NC/72M	A	R/W	NC	$\overline{\text{K}}$	NC/144M	$\overline{\text{LD}}$	A	A	CQ
<b>B</b>	NC	NC	NC	A	NC/288M	K	$\overline{\text{BWS}}_0$	A	NC	NC	DQ3
<b>C</b>	NC	NC	NC	$V_{SS}$	A	A	A	$V_{SS}$	NC	NC	NC
<b>D</b>	NC	NC	NC	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	NC	NC
<b>E</b>	NC	NC	DQ4	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	NC	DQ2
<b>F</b>	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	NC
<b>G</b>	NC	NC	DQ5	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	NC
<b>H</b>	$\overline{\text{DOFF}}$	$V_{REF}$	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	$V_{REF}$	ZQ
<b>J</b>	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQ1	NC
<b>K</b>	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	NC
<b>L</b>	NC	DQ6	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	NC	DQ0
<b>M</b>	NC	NC	NC	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	NC	NC
<b>N</b>	NC	NC	NC	$V_{SS}$	A	A	A	$V_{SS}$	NC	NC	NC
<b>P</b>	NC	NC	DQ7	A	A	QVLD	A	A	NC	NC	DQ8
<b>R</b>	TDO	TCK	A	A	A	NC	A	A	A	TMS	TDI

**Note**

2. NC/72M, NC/144M, and NC/288M are not connected to the die and can be tied to any voltage level.

**Pin Configuration** (continued)

The pin configuration for CY7C1246KV18, CY7C1257KV18, CY7C1248KV18, and CY7C1250KV18 follows.<sup>[2]</sup>

**165-ball FBGA (13 × 15 × 1.4 mm) pinout**

**CY7C1248KV18 (2 M × 18)**

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	$\overline{CQ}$	NC/72M	A	R/W	$\overline{BWS}_1$	$\overline{K}$	NC/144M	$\overline{LD}$	A	A	CQ
<b>B</b>	NC	DQ9	NC	A	NC/288M	K	$\overline{BWS}_0$	A	NC	NC	DQ8
<b>C</b>	NC	NC	NC	$V_{SS}$	A	NC	A	$V_{SS}$	NC	DQ7	NC
<b>D</b>	NC	NC	DQ10	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	NC	NC
<b>E</b>	NC	NC	DQ11	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	NC	DQ6
<b>F</b>	NC	DQ12	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	DQ5
<b>G</b>	NC	NC	DQ13	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	NC
<b>H</b>	$\overline{DOFF}$	$V_{REF}$	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	$V_{REF}$	ZQ
<b>J</b>	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQ4	NC
<b>K</b>	NC	NC	DQ14	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	DQ3
<b>L</b>	NC	DQ15	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	NC	DQ2
<b>M</b>	NC	NC	NC	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	DQ1	NC
<b>N</b>	NC	NC	DQ16	$V_{SS}$	A	A	A	$V_{SS}$	NC	NC	NC
<b>P</b>	NC	NC	DQ17	A	A	QVLD	A	A	NC	NC	DQ0
<b>R</b>	TDO	TCK	A	A	A	NC	A	A	A	TMS	TDI

**CY7C1250KV18 (1 M × 36)**

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	$\overline{CQ}$	NC/144M	A	R/W	$\overline{BWS}_2$	$\overline{K}$	$\overline{BWS}_1$	$\overline{LD}$	A	NC/72M	CQ
<b>B</b>	NC	DQ27	DQ18	A	$\overline{BWS}_3$	K	$\overline{BWS}_0$	A	NC	NC	DQ8
<b>C</b>	NC	NC	DQ28	$V_{SS}$	A	NC	A	$V_{SS}$	NC	DQ17	DQ7
<b>D</b>	NC	DQ29	DQ19	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	NC	DQ16
<b>E</b>	NC	NC	DQ20	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	DQ15	DQ6
<b>F</b>	NC	DQ30	DQ21	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	DQ5
<b>G</b>	NC	DQ31	DQ22	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	DQ14
<b>H</b>	$\overline{DOFF}$	$V_{REF}$	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	$V_{REF}$	ZQ
<b>J</b>	NC	NC	DQ32	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQ13	DQ4
<b>K</b>	NC	NC	DQ23	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQ12	DQ3
<b>L</b>	NC	DQ33	DQ24	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	NC	DQ2
<b>M</b>	NC	NC	DQ34	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	DQ11	DQ1
<b>N</b>	NC	DQ35	DQ25	$V_{SS}$	A	A	A	$V_{SS}$	NC	NC	DQ10
<b>P</b>	NC	NC	DQ26	A	A	QVLD	A	A	NC	DQ9	DQ0
<b>R</b>	TDO	TCK	A	A	A	NC	A	A	A	TMS	TDI

**Table 2. Pin Definitions**

Pin Name	I/O	Pin Description
DQ <sub>[x:0]</sub>	Input output-synchronous	<b>Data input output signals.</b> Inputs are sampled on the rising edge of K and $\bar{K}$ clocks during valid write operations. These pins drive out the requested data when the read operation is active. Valid data is driven out on the rising edge of both the K and $\bar{K}$ clocks during read operations. When read access is deselected, Q <sub>[x:0]</sub> are automatically tristated. CY7C1246KV18 – DQ <sub>[7:0]</sub> CY7C1257KV18 – DQ <sub>[8:0]</sub> CY7C1248KV18 – DQ <sub>[17:0]</sub> CY7C1250KV18 – DQ <sub>[35:0]</sub>
$\bar{LD}$	Input-synchronous	<b>Synchronous load.</b> Sampled on the rising edge of the K clock. This input is brought LOW when a bus cycle sequence is defined. This definition includes address and read/write direction. All transactions operate on a burst of 2 data. LD must meet the setup and hold times around edge of K.
$\overline{NWS}_0$ , $\overline{NWS}_1$	Input-synchronous	<b>Nibble write select 0, 1 – active LOW (CY7C1246KV18 only).</b> Sampled on the rising edge of the K and $\bar{K}$ clocks during write operations. Used to select which nibble is written into the device during the current portion of the write operations. Nibbles not written remain unaltered. $\overline{NWS}_0$ controls D <sub>[3:0]</sub> and $\overline{NWS}_1$ controls D <sub>[7:4]</sub> . All the nibble write selects are sampled on the same edge as the data. Deselecting a nibble write select ignores the corresponding nibble of data and it is not written into the device.
$\overline{BWS}_0$ , $\overline{BWS}_1$ , $\overline{BWS}_2$ , $\overline{BWS}_3$	Input-synchronous	<b>Byte write select 0, 1, 2, and 3 – active LOW.</b> Sampled on the rising edge of the K and $\bar{K}$ clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. CY7C1257KV18 – $\overline{BWS}_0$ controls D <sub>[8:0]</sub> CY7C1248KV18 – $\overline{BWS}_0$ controls D <sub>[8:0]</sub> and $\overline{BWS}_1$ controls D <sub>[17:9]</sub> CY7C1250KV18 – $\overline{BWS}_0$ controls D <sub>[8:0]</sub> , $\overline{BWS}_1$ controls D <sub>[17:9]</sub> , $\overline{BWS}_2$ controls D <sub>[26:18]</sub> and $\overline{BWS}_3$ controls D <sub>[35:27]</sub> . All the byte write selects are sampled on the same edge as the data. Deselecting a byte write select ignores the corresponding byte of data and it is not written into the device.
A	Input-synchronous	<b>Address inputs.</b> Sampled on the rising edge of the K clock during active read and write operations. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 4 M × 8 (2 arrays each of 2 M × 8) for CY7C1246KV18 and 4 M × 9 (2 arrays each of 2 M × 9) for CY7C1257KV18, 2 M × 18 (2 arrays each of 1 M × 18) for CY7C1248KV18, and 1 M × 36 (2 arrays each of 512 K × 36) for CY7C1250KV18.
R/ $\bar{W}$	Input-synchronous	<b>Synchronous read or write input.</b> When $\bar{LD}$ is LOW, this input designates the access type (read when R/ $\bar{W}$ is HIGH, write when R/ $\bar{W}$ is LOW) for loaded address. R/ $\bar{W}$ must meet the setup and hold times around edge of K.
QVLD	Valid output indicator	<b>Valid output indicator.</b> The Q valid indicates valid output data. QVLD is edge aligned with $\bar{CQ}$ .
K	Input clock	<b>Positive input clock input.</b> The rising edge of K is used to capture synchronous inputs to the device and to drive out data through Q <sub>[x:0]</sub> . All accesses are initiated on the rising edge of K.
$\bar{K}$	Input clock	<b>Negative input clock input.</b> $\bar{K}$ is used to capture synchronous data being presented to the device and to drive out data through Q <sub>[x:0]</sub> .
CQ	Echo clock	<b>Synchronous echo clock outputs.</b> This is a free running clock and is synchronized to the input clock (K) of the DDR II+. The timing for the echo clocks is shown in the <a href="#">Switching Characteristics on page 24</a> .
$\bar{CQ}$	Echo clock	<b>Synchronous echo clock outputs.</b> This is a free running clock and is synchronized to the input clock (K) of the DDR II+. The timing for the echo clocks is shown in the <a href="#">Switching Characteristics on page 24</a> .
ZQ	Input	<b>Output impedance matching input.</b> This input is used to tune the device outputs to the system data bus impedance. CQ, $\bar{CQ}$ , and Q <sub>[x:0]</sub> output impedance are set to 0.2 × RQ, where RQ is a resistor connected between ZQ and ground. Alternatively, this pin can be connected directly to V <sub>DDQ</sub> , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.

**Table 2. Pin Definitions** (continued)

Pin Name	I/O	Pin Description
$\overline{\text{DOFF}}$	Input	<b>PLL turn off – active LOW.</b> Connecting this pin to ground turns off the PLL inside the device. The timing in the PLL turned off operation differs from those listed in this data sheet. For normal operation, this pin can be connected to a pull up through a 10 K $\Omega$ or less pull-up resistor. The device behaves in DDR I mode when the PLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with DDR I timing.
TDO	Output	<b>TDO for JTAG</b>
TCK	Input	<b>TCK pin for JTAG</b>
TDI	Input	<b>TDI pin for JTAG</b>
TMS	Input	<b>TMS pin for JTAG</b>
NC	N/A	<b>Not connected to the die.</b> Can be tied to any voltage level.
NC/144M	Input	<b>Not connected to the die.</b> Can be tied to any voltage level.
NC/288M	Input	<b>Not connected to the die.</b> Can be tied to any voltage level.
V <sub>REF</sub>	Input-reference	<b>Reference voltage input.</b> Static input used to set the reference level for HSTL inputs, outputs, and AC measurement points.
V <sub>DD</sub>	Power supply	<b>Power supply inputs to the core of the device</b>
V <sub>SS</sub>	Ground	<b>Ground for the device</b>
V <sub>DDQ</sub>	Power supply	<b>Power supply inputs for the outputs of the device</b>



## Functional Overview

The CY7C1246KV18, CY7C1257KV18, CY7C1248KV18, and CY7C1250KV18 are synchronous pipelined burst SRAMs equipped with a DDR interface, which operates with a read latency of two cycles when  $\overline{\text{DOFF}}$  pin is tied HIGH. When  $\overline{\text{DOFF}}$  pin is set LOW or connected to  $V_{SS}$  the device behaves in DDR I mode with a read latency of one clock cycle.

Accesses are initiated on the rising edge of the positive input clock (K). All synchronous input and output timing is referenced from the rising edge of the input clocks (K and  $\overline{K}$ ).

All synchronous data inputs ( $D_{[x:0]}$ ) pass through input registers controlled by the rising edge of the input clocks (K and  $\overline{K}$ ). All synchronous data outputs ( $Q_{[x:0]}$ ) pass through output registers controlled by the rising edge of the input clocks (K and  $\overline{K}$ ).

All synchronous control ( $\overline{\text{R/W}}$ ,  $\overline{\text{LD}}$ ,  $\overline{\text{NWS}}_{[x:0]}$ ,  $\overline{\text{BWS}}_{[x:0]}$ ) inputs pass through input registers controlled by the rising edge of the input clock (K).

CY7C1248KV18 is described in the following sections. The same basic descriptions apply to CY7C1246KV18, CY7C1257KV18, and CY7C1250KV18.

### Read Operations

The CY7C1248KV18 is organized internally as two arrays of  $1\text{M} \times 18$ . Accesses are completed in a burst of 2 sequential 18-bit data words. Read operations are initiated by asserting  $\overline{\text{R/W}}$  HIGH and  $\overline{\text{LD}}$  LOW at the rising edge of the positive input clock (K). The address presented to the address inputs is stored in the read address register. Following the next two K clock rise, the corresponding 18-bit word of data from this address location is driven onto the  $Q_{[17:0]}$  using K as the output timing reference. On the subsequent rising edge of  $\overline{K}$ , the next 18-bit data word is driven onto the  $Q_{[17:0]}$ . The requested data is valid 0.45 ns from the rising edge of the input clock (K and  $\overline{K}$ ). To maintain the internal logic, each read access must be allowed to complete. Read accesses can be initiated on every rising edge of the positive input clock (K).

When read access is deselected, the CY7C1248KV18 first completes the pending read transactions. Synchronous internal circuitry automatically tristates the output following the next rising edge of the positive input clock (K). This enables for a transition between devices without the insertion of wait states in a depth expanded memory.

### Write Operations

Write operations are initiated by asserting  $\overline{\text{R/W}}$  LOW and  $\overline{\text{LD}}$  LOW at the rising edge of the positive input clock (K). The address presented to address inputs is stored in the write address register. On the following K clock rise, the data presented to  $D_{[17:0]}$  is latched and stored into the 18-bit write data register, provided  $\overline{\text{BWS}}_{[1:0]}$  are both asserted active. On the subsequent rising edge of the negative input clock ( $\overline{K}$ ) the information presented to  $D_{[17:0]}$  is also stored into the write data register, provided  $\overline{\text{BWS}}_{[1:0]}$  are both asserted active. The 36 bits of data are then written into the memory array at the specified location. Write accesses can be initiated on every rising edge of the positive input clock (K). Doing so pipelines the data flow such that 18 bits of data can be transferred into the device on every rising edge of the input clocks (K and  $\overline{K}$ ).

When the write access is deselected, the device ignores all inputs after the pending write operations have been completed.

### Byte Write Operations

Byte write operations are supported by the CY7C1248KV18. A write operation is initiated as described in the [Write Operations](#) section. The bytes that are written are determined by  $\overline{\text{BWS}}_0$  and  $\overline{\text{BWS}}_1$ , which are sampled with each set of 18-bit data words. Asserting the appropriate byte write select input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the byte write select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature can be used to simplify read, modify, or write operations to a byte write operation.

### DDR Operation

The CY7C1248KV18 enables high performance operation through high clock frequencies (achieved through pipelining) and DDR mode of operation. The CY7C1248KV18 requires two No Operation (NOP) cycle during transition from a read to a write cycle. At higher frequencies, some applications require third NOP cycle to avoid contention.

If a read occurs after a write cycle, address and data for the write are stored in registers. The write information is stored because the SRAM cannot perform the last word write to the array without conflicting with the read. The data stays in this register until the next write cycle occurs. On the first write cycle after the read(s), the stored data from the earlier write is written into the SRAM array. This is called a posted write.

If a read is performed on the same address on which a write is performed in the previous cycle, the SRAM reads out the most current data. The SRAM does this by bypassing the memory array and reading the data from the registers.

### Depth Expansion

Depth expansion requires replicating the  $\overline{\text{LD}}$  control signal for each bank. All other control signals can be common between banks as appropriate.

### Programmable Impedance

An external resistor,  $R_Q$ , must be connected between the ZQ pin on the SRAM and  $V_{SS}$  to allow the SRAM to adjust its output driver impedance. The value of  $R_Q$  must be  $5 \times$  the value of the intended line impedance driven by the SRAM. The allowable range of  $R_Q$  to guarantee impedance matching with a tolerance of  $\pm 15\%$  is between  $175\ \Omega$  and  $350\ \Omega$ , with  $V_{DDQ} = 1.5\text{ V}$ . The output impedance is adjusted every 1024 cycles upon power-up to account for drifts in supply voltage and temperature.

### Echo Clocks

Echo clocks are provided on the DDR II+ to simplify data capture on high speed systems. Two echo clocks are generated by the DDR II+.  $\overline{\text{CQ}}$  is referenced with respect to K and  $\overline{\text{CQ}}$  is referenced with respect to  $\overline{K}$ . These are free-running clocks and are synchronized to the input clock of the DDR II+. The timing for the echo clocks is shown in the ["Switching Characteristics"](#) on page 24.

**Valid Data Indicator (QVLD)**

QVLD is provided on the DDR II+ to simplify data capture on high speed systems. The QVLD is generated by the DDR II+ device along with data output. This signal is also edge aligned with the echo clock and follows the timing of any data pin. This signal is asserted half a cycle before valid data arrives.

**PLL**


These chips use a PLL that is designed to function between 120 MHz and the specified maximum clock frequency. During

power-up, when the  $\overline{\text{DOFF}}$  is tied HIGH, the PLL is locked after 20  $\mu\text{s}$  of stable clock. The PLL can also be reset by slowing or stopping the input clock K and  $\overline{\text{K}}$  for a minimum of 30 ns. However, it is not necessary to reset the PLL to lock to the desired frequency. The PLL automatically locks 20  $\mu\text{s}$  after a stable clock is presented. The PLL may be disabled by applying ground to the  $\overline{\text{DOFF}}$  pin. When the PLL is turned off, the device behaves in DDR I mode (with one cycle latency and a longer access time). For information, refer to the application note, *PLL Considerations in QDRII/DDRII/QDRII+/DDRII+*.

**Application Example**

Figure 1 shows two DDR II+ used in an application.

**Figure 1. Application Example**



## Truth Table

The truth table for the CY7C1246KV18, CY7C1257KV18, CY7C1248KV18, and CY7C1250KV18 follow.<sup>[3, 4, 5, 6, 7, 8]</sup>

Operation	K	$\overline{\text{LD}}$	$\overline{\text{R/W}}$	DQ	DQ
Write cycle: Load address; wait one cycle; input write data on consecutive K and $\overline{\text{K}}$ rising edges.	L–H	L	L	D(A) at K(t + 1) $\uparrow$	D(A+1) at $\overline{\text{K}}$ (t + 1) $\uparrow$
Read cycle: (2.0 cycle latency) Load address; wait two cycles; read data on consecutive K and $\overline{\text{K}}$ rising edges.	L–H	L	H	Q(A) at K(t + 2) $\uparrow$	Q(A+1) at $\overline{\text{K}}$ (t + 2) $\uparrow$
NOP: No operation	L–H	H	X	High Z	High Z
Standby: Clock stopped	Stopped	X	X	Previous state	Previous state

## Write Cycle Descriptions

The write cycle description table for CY7C1246KV18 and CY7C1248KV18 follows.<sup>[3, 9]</sup>

$\overline{\text{BWS}}_0 / \overline{\text{NWS}}_0$	$\overline{\text{BWS}}_1 / \overline{\text{NWS}}_1$	K	$\overline{\text{K}}$	Comments
L	L	L–H	–	During the data portion of a write sequence: CY7C1246KV18 – both nibbles (D <sub>[7:0]</sub> ) are written into the device. CY7C1248KV18 – both bytes (D <sub>[17:0]</sub> ) are written into the device.
L	L	–	L–H	During the data portion of a write sequence: CY7C1246KV18 – both nibbles (D <sub>[7:0]</sub> ) are written into the device. CY7C1248KV18 – both bytes (D <sub>[17:0]</sub> ) are written into the device.
L	H	L–H	–	During the data portion of a write sequence: CY7C1246KV18 – only the lower nibble (D <sub>[3:0]</sub> ) is written into the device, D <sub>[7:4]</sub> remains unaltered. CY7C1248KV18 – only the lower byte (D <sub>[8:0]</sub> ) is written into the device, D <sub>[17:9]</sub> remains unaltered.
L	H	–	L–H	During the data portion of a write sequence: CY7C1246KV18 – only the lower nibble (D <sub>[3:0]</sub> ) is written into the device, D <sub>[7:4]</sub> remains unaltered. CY7C1248KV18 – only the lower byte (D <sub>[8:0]</sub> ) is written into the device, D <sub>[17:9]</sub> remains unaltered.
H	L	L–H	–	During the data portion of a write sequence: CY7C1246KV18 – only the upper nibble (D <sub>[7:4]</sub> ) is written into the device, D <sub>[3:0]</sub> remains unaltered. CY7C1248KV18 – only the upper byte (D <sub>[17:9]</sub> ) is written into the device, D <sub>[8:0]</sub> remains unaltered.
H	L	–	L–H	During the data portion of a write sequence: CY7C1246KV18 – only the upper nibble (D <sub>[7:4]</sub> ) is written into the device, D <sub>[3:0]</sub> remains unaltered. CY7C1248KV18 – only the upper byte (D <sub>[17:9]</sub> ) is written into the device, D <sub>[8:0]</sub> remains unaltered.
H	H	L–H	–	No data is written into the devices during this portion of a write operation.
H	H	–	L–H	No data is written into the devices during this portion of a write operation.

### Notes

- X = "Don't Care," H = Logic HIGH, L = Logic LOW,  $\uparrow$  represents rising edge.
- Device powers up deselected with the outputs in a tristate condition.
- "A" represents address location latched by the devices when transaction was initiated. A + 1 represents the address sequence in the burst.
- "t" represents the cycle at which a read/write operation is started. t + 1 and t + 2 are the first and second clock cycles succeeding the "t" clock cycle.
- Data inputs are registered at K and  $\overline{\text{K}}$  rising edges. Data outputs are delivered on K and  $\overline{\text{K}}$  rising edges as well.
- Ensure that when clock is stopped K =  $\overline{\text{K}}$  and C =  $\overline{\text{C}}$  = HIGH. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.
- Is based on a write cycle that was initiated in accordance with the [Write Cycle Descriptions](#) table.  $\overline{\text{NWS}}_0$ ,  $\overline{\text{NWS}}_1$ ,  $\overline{\text{BWS}}_0$ ,  $\overline{\text{BWS}}_1$ ,  $\overline{\text{BWS}}_2$ , and  $\overline{\text{BWS}}_3$  can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.

## Write Cycle Descriptions

The write cycle description table for CY7C1257KV18 follows.<sup>[10, 11]</sup>

$\overline{BWS}_0$	K	$\overline{K}$	Comments
L	L-H	-	During the data portion of a write sequence, the single byte ( $D_{[8:0]}$ ) is written into the device.
L	-	L-H	During the data portion of a write sequence, the single byte ( $D_{[8:0]}$ ) is written into the device.
H	L-H	-	No data is written into the device during this portion of a write operation.
H	-	L-H	No data is written into the device during this portion of a write operation.

## Write Cycle Descriptions

The write cycle description table for CY7C1250KV18 follows.<sup>[10, 11]</sup>

$\overline{BWS}_0$	$\overline{BWS}_1$	$\overline{BWS}_2$	$\overline{BWS}_3$	K	$\overline{K}$	Comments
L	L	L	L	L-H	-	During the data portion of a write sequence, all four bytes ( $D_{[35:0]}$ ) are written into the device.
L	L	L	L	-	L-H	During the data portion of a write sequence, all four bytes ( $D_{[35:0]}$ ) are written into the device.
L	H	H	H	L-H	-	During the data portion of a write sequence, only the lower byte ( $D_{[8:0]}$ ) is written into the device. $D_{[35:9]}$ remains unaltered.
L	H	H	H	-	L-H	During the data portion of a write sequence, only the lower byte ( $D_{[8:0]}$ ) is written into the device. $D_{[35:9]}$ remains unaltered.
H	L	H	H	L-H	-	During the data portion of a write sequence, only the byte ( $D_{[17:9]}$ ) is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
H	L	H	H	-	L-H	During the data portion of a write sequence, only the byte ( $D_{[17:9]}$ ) is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
H	H	L	H	L-H	-	During the data portion of a write sequence, only the byte ( $D_{[26:18]}$ ) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
H	H	L	H	-	L-H	During the data portion of a write sequence, only the byte ( $D_{[26:18]}$ ) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
H	H	H	L	L-H	-	During the data portion of a write sequence, only the byte ( $D_{[35:27]}$ ) is written into the device. $D_{[26:0]}$ remains unaltered.
H	H	H	L	-	L-H	During the data portion of a write sequence, only the byte ( $D_{[35:27]}$ ) is written into the device. $D_{[26:0]}$ remains unaltered.
H	H	H	H	L-H	-	No data is written into the device during this portion of a write operation.
H	H	H	H	-	L-H	No data is written into the device during this portion of a write operation.

### Notes

10. X = "Don't Care," H = Logic HIGH, L = Logic LOW, ↑ represents rising edge.

11. Is based on a write cycle that was initiated in accordance with the [Write Cycle Descriptions](#) table.  $\overline{NWS}_0$ ,  $\overline{NWS}_1$ ,  $\overline{BWS}_0$ ,  $\overline{BWS}_1$ ,  $\overline{BWS}_2$ , and  $\overline{BWS}_3$  can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.

## IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan test access port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8 V I/O logic levels.

### Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW ( $V_{SS}$ ) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to  $V_{DD}$  through a pull-up resistor. TDO must be left unconnected. Upon power-up, the device comes up in a reset state, which does not interfere with the operation of the device.

### Test Access Port—Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

### Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the [TAP Controller State Diagram on page 15](#). TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

### Test Data-Out (TDO)

The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see [Instruction Codes on page 18](#)). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

### Performing a TAP Reset

A reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This reset does not affect the operation of the SRAM and can be performed while the SRAM is operating. At power-up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

### TAP Registers

Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in [TAP Controller Block Diagram on page 16](#). Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

### Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several No Connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.

The [Boundary Scan Order on page 19](#) shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in [Identification Register Definitions on page 18](#).

### TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in [Instruction Codes on page 18](#). Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.

### *IDCODE*

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is supplied a Test-Logic-Reset state.

### *SAMPLE Z*

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a high Z state until the next command is supplied during the Update IR state.

### *SAMPLE/PRELOAD*

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and  $\overline{CK}$  captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in.

### *BYPASS*

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

### *EXTEST*

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state.

### *EXTEST OUTPUT BUS TRISTATE*

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #108. When this scan cell, called the "extest output bus tristate," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a high Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-Reset state.

### *Reserved*

These instructions are not implemented but are reserved for future use. Do not use these instructions.


### TAP Controller State Diagram

The state diagram for the TAP controller follows.<sup>[12]</sup>



**Note**  
12. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.

### TAP Controller Block Diagram



### TAP Electrical Characteristics

Over the Operating Range [13, 14, 15]

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH voltage	I <sub>OH</sub> = -2.0 mA	1.4	-	V
V <sub>OH2</sub>	Output HIGH voltage	I <sub>OH</sub> = -100 μA	1.6	-	V
V <sub>OL1</sub>	Output LOW voltage	I <sub>OL</sub> = 2.0 mA	-	0.4	V
V <sub>OL2</sub>	Output LOW voltage	I <sub>OL</sub> = 100 μA	-	0.2	V
V <sub>IH</sub>	Input HIGH voltage		0.65 V <sub>DD</sub>	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage		-0.3	0.35 V <sub>DD</sub>	V
I <sub>X</sub>	Input and output load current	GND ≤ V <sub>I</sub> ≤ V <sub>DD</sub>	-5	5	μA

#### Notes

13. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the [Electrical Characteristics Table](#).

14. Overshoot: V<sub>IH(AC)</sub> < V<sub>DDQ</sub> + 0.3 V (Pulse width less than t<sub>CYC/2</sub>), Undershoot: V<sub>IL(AC)</sub> > -0.3 V (Pulse width less than t<sub>CYC/2</sub>).

15. All voltage referenced to ground.



## TAP AC Switching Characteristics


Over the Operating Range [16, 17]

Parameter	Description	Min	Max	Unit
$t_{TCYC}$	TCK clock cycle time	50	–	ns
$t_{TF}$	TCK clock frequency	–	20	MHz
$t_{TH}$	TCK clock HIGH	20	–	ns
$t_{TL}$	TCK clock LOW	20	–	ns
<b>Setup Times</b>				
$t_{TMSS}$	TMS set-up to TCK clock rise	5	–	ns
$t_{TDIS}$	TDI set-up to TCK clock rise	5	–	ns
$t_{CS}$	Capture set-up to TCK rise	5	–	ns
<b>Hold Times</b>				
$t_{TMSH}$	TMS hold after TCK clock rise	5	–	ns
$t_{TDIH}$	TDI hold after clock rise	5	–	ns
$t_{CH}$	Capture hold after clock rise	5	–	ns
<b>Output Times</b>				
$t_{TDOV}$	TCK clock LOW to TDO valid	–	10	ns
$t_{TDOX}$	TCK clock LOW to TDO invalid	0	–	ns

## TAP Timing and Test Conditions

Figure 2 shows the TAP timing and test conditions. [17]

**Figure 2. TAP Timing and Test Conditions**



### Notes

16.  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register.
17. Test conditions are specified using the load in TAP AC Test Conditions.  $t_R/t_F = 1$  ns.

### Identification Register Definitions

Instruction Field	Value				Description
	CY7C1246KV18	CY7C1257KV18	CY7C1248KV18	CY7C1250KV18	
Revision number (31:29)	000	000	000	000	Version number.
Cypress device ID (28:12)	110101111100000111	110101111100001111	110101111100010111	110101111100100111	Defines the type of SRAM.
Cypress JEDEC ID (11:1)	00000110100	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID register presence (0)	1	1	1	1	Indicates the presence of an ID register.

### Scan Register Sizes

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary scan	109

### Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the input and output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the input and output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

**Boundary Scan Order**

Bit #	Bump ID
0	6R
1	6P
2	6N
3	7P
4	7N
5	7R
6	8R
7	8P
8	9R
9	11P
10	10P
11	10N
12	9P
13	10M
14	11N
15	9M
16	9N
17	11L
18	11M
19	9L
20	10L
21	11K
22	10K
23	9J
24	9K
25	10J
26	11J
27	11H

Bit #	Bump ID
28	10G
29	9G
30	11F
31	11G
32	9F
33	10F
34	11E
35	10E
36	10D
37	9E
38	10C
39	11D
40	9C
41	9D
42	11B
43	11C
44	9B
45	10B
46	11A
47	10A
48	9A
49	8B
50	7C
51	6C
52	8A
53	7A
54	7B
55	6B

Bit #	Bump ID
56	6A
57	5B
58	5A
59	4A
60	5C
61	4B
62	3A
63	2A
64	1A
65	2B
66	3B
67	1C
68	1B
69	3D
70	3C
71	1D
72	2C
73	3E
74	2D
75	2E
76	1E
77	2F
78	3F
79	1G
80	1F
81	3G
82	2G
83	1H

Bit #	Bump ID
84	1J
85	2J
86	3K
87	3J
88	2K
89	1K
90	2L
91	3L
92	1M
93	1L
94	3N
95	3M
96	1N
97	2M
98	3P
99	2N
100	2P
101	1P
102	3R
103	4R
104	4P
105	5P
106	5N
107	5R
108	Internal

### Power Up Sequence in DDR II+ SRAM

DDR II+ SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.


#### Power Up Sequence

- Apply power and drive  $\overline{\text{DOFF}}$  either HIGH or LOW (all other inputs can be HIGH or LOW).
  - Apply  $V_{\text{DD}}$  before  $V_{\text{DDQ}}$ .
  - Apply  $V_{\text{DDQ}}$  before  $V_{\text{REF}}$  or at the same time as  $V_{\text{REF}}$ .
  - Drive  $\overline{\text{DOFF}}$  HIGH.
- Provide stable  $\overline{\text{DOFF}}$  (HIGH), power and clock (K,  $\overline{\text{K}}$ ) for 20  $\mu\text{s}$  to lock the PLL.

#### PLL Constraints

- PLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as  $t_{\text{KC Var}}$ .
- The PLL functions at frequencies down to 120 MHz.
- If the input clock is unstable and the PLL is enabled, then the PLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 20  $\mu\text{s}$  of stable clock to relock to the desired clock frequency.

**Figure 3. Power Up Waveforms**



## Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature ..... -65 °C to +150 °C  
 Ambient temperature with power applied . -55 °C to +125 °C  
 Supply voltage on V<sub>DD</sub> relative to GND .....-0.5 V to +2.9 V  
 Supply voltage on V<sub>DDQ</sub> relative to GND..... -0.5 V to +V<sub>DD</sub>  
 DC applied to outputs in high Z .....-0.5 V to V<sub>DDQ</sub> + 0.3 V  
 DC input voltage <sup>[18]</sup> .....-0.5 V to V<sub>DD</sub> + 0.3 V  
 Current into outputs (LOW) ..... 20 mA  
 Static discharge voltage (MIL-STD-883, M 3015).. > 2,001 V  
 Latch-up current ..... > 200 mA

## Operating Range

Range	Ambient Temperature (T <sub>A</sub> )	V <sub>DD</sub> <sup>[19]</sup>	V <sub>DDQ</sub> <sup>[19]</sup>
Commercial	0 °C to +70 °C	1.8 ± 0.1 V	1.4 V to V <sub>DD</sub>
Industrial	-40 °C to +85 °C		

## Electrical Characteristics

### DC Electrical Characteristics

Over the Operating Range <sup>[20]</sup>

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V <sub>DD</sub>	Power supply voltage		1.7	1.8	1.9	V
V <sub>DDQ</sub>	I/O supply voltage		1.4	1.5	V <sub>DD</sub>	V
V <sub>OH</sub>	Output HIGH voltage	Note 21	V <sub>DDQ</sub> /2 - 0.12	-	V <sub>DDQ</sub> /2 + 0.12	V
V <sub>OL</sub>	Output LOW voltage	Note 22	V <sub>DDQ</sub> /2 - 0.12	-	V <sub>DDQ</sub> /2 + 0.12	V
V <sub>OH(LOW)</sub>	Output HIGH voltage	I <sub>OH</sub> -0.1 mA, nominal impedance	V <sub>DDQ</sub> - 0.2	-	V <sub>DDQ</sub>	V
V <sub>OL(LOW)</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA, nominal impedance	V <sub>SS</sub>	-	0.2	V
V <sub>IH</sub>	Input HIGH voltage		V <sub>REF</sub> + 0.1	-	V <sub>DDQ</sub> + 0.15	V
V <sub>IL</sub>	Input LOW voltage		-0.15	-	V <sub>REF</sub> - 0.1	V
I <sub>X</sub>	Input leakage current	GND ≤ V <sub>I</sub> ≤ V <sub>DDQ</sub>	-2	-	2	μA
I <sub>OZ</sub>	Output leakage current	GND ≤ V <sub>I</sub> ≤ V <sub>DDQ</sub> , output disabled	-2	-	2	μA
V <sub>REF</sub>	Input reference voltage <sup>[23]</sup>	Typical value = 0.75 V	0.68	0.75	0.95	V

### Notes

18. Overshoot: V<sub>IH(AC)</sub> < V<sub>DDQ</sub> + 0.3 V (Pulse width less than t<sub>CYC/2</sub>). Undershoot: V<sub>IL(AC)</sub> > -0.3 V (Pulse width less than t<sub>CYC/2</sub>).  
 19. Power-up: assumes a linear ramp from 0 V to V<sub>DD(min)</sub> within 200 ms. During this time V<sub>IH</sub> < V<sub>DD</sub> and V<sub>DDQ</sub> ≤ V<sub>DD</sub>.  
 20. All voltage referenced to ground.  
 21. Outputs are impedance controlled. I<sub>OH</sub> = -(V<sub>DDQ</sub>/2)/(RQ/5) for values of 175 Ω ≤ RQ ≤ 350 Ω.  
 22. Outputs are impedance controlled. I<sub>OL</sub> = (V<sub>DDQ</sub>/2)/(RQ/5) for values of 175 Ω ≤ RQ ≤ 350 Ω.  
 23. V<sub>REF(min)</sub> = 0.68 V or 0.46 V<sub>DDQ</sub>, whichever is larger, V<sub>REF(max)</sub> = 0.95 V or 0.54 V<sub>DDQ</sub>, whichever is smaller.

## Neutron Soft Error Immunity

Parameter	Description	Test Conditions	Typ	Max*	Unit
LSBU	Logical single-bit upsets	25 °C	197	216	FIT/Mb
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/Mb
SEL	Single event latch-up	85 °C	0	0.1	FIT/Dev

\* No LMBU or SEL events occurred during testing; this column represents a statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN 54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

**Electrical Characteristics** (continued)

**DC Electrical Characteristics**

Over the Operating Range [20]

Parameter	Description	Test Conditions	Min	Typ	Max	Unit		
I <sub>DD</sub> [24]	V <sub>DD</sub> operating supply	V <sub>DD</sub> = Max, I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	450 MHz	(× 8)	–	–	590	mA
				(× 9)	–	–	590	
				(× 18)	–	–	600	
				(× 36)	–	–	760	
			400 MHz	(× 8)	–	–	540	mA
				(× 9)	–	–	540	
				(× 18)	–	–	550	
				(× 36)	–	–	690	
			375 MHz	(× 8)	–	–	520	mA
				(× 9)	–	–	520	
				(× 18)	–	–	530	
				(× 36)	–	–	660	
			333 MHz	(× 8)	–	–	480	mA
				(× 9)	–	–	480	
				(× 18)	–	–	490	
				(× 36)	–	–	600	
I <sub>SB1</sub>	Automatic power-down current	Max V <sub>DD</sub> , both ports deselected, V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> f = f <sub>MAX</sub> = 1/t <sub>CYC</sub> , inputs static	450 MHz	(× 8)	–	–	330	mA
				(× 9)	–	–	330	
				(× 18)	–	–	330	
				(× 36)	–	–	330	
			400 MHz	(× 8)	–	–	310	mA
				(× 9)	–	–	310	
				(× 18)	–	–	310	
				(× 36)	–	–	310	
			375 MHz	(× 8)	–	–	300	mA
				(× 9)	–	–	300	
				(× 18)	–	–	300	
				(× 36)	–	–	300	
			333 MHz	(× 8)	–	–	280	mA
				(× 9)	–	–	280	
				(× 18)	–	–	280	
				(× 36)	–	–	280	

**Note**

24. The operation current is calculated with 50% read cycle and 50% write cycle.

### AC Electrical Characteristics

Over the Operating Range <sup>[25]</sup>

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V <sub>IH</sub>	Input HIGH voltage		V <sub>REF</sub> + 0.2	–	V <sub>DDQ</sub> + 0.24	V
V <sub>IL</sub>	Input LOW voltage		–0.24	–	V <sub>REF</sub> – 0.2	V

### Capacitance

Tested initially and after any design or process change that may affect these parameters.


Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>DD</sub> = 1.8 V, V <sub>DDQ</sub> = 1.5 V	4	pF
C <sub>O</sub>	Output capacitance		4	pF

### Thermal Resistance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	165 FBGA Package	Unit
Θ <sub>JA</sub>	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in accordance with EIA/JESD51.	13.7	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		3.73	°C/W

**Figure 4. AC Test Loads and Waveforms**



#### Notes

25. Overshoot: V<sub>IH</sub>(AC) < V<sub>DDQ</sub> + 0.3 V (Pulse width less than t<sub>CYC</sub>/2), Undershoot: V<sub>IL</sub>(AC) > –0.3 V (Pulse width less than t<sub>CYC</sub>/2).  
 26. Unless otherwise noted, test conditions assume signal transition time of 2 V/ns, timing reference levels of 0.75 V, V<sub>REF</sub> = 0.75 V, R<sub>Q</sub> = 250 Ω, V<sub>DDQ</sub> = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance shown in (a) of [AC Test Loads and Waveforms](#).

## Switching Characteristics

Over the Operating Range [27, 28]

Cypress Parameter	Consortium Parameter	Description	450 MHz		400 MHz		375 MHz		333 MHz		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>POWER</sub>		V <sub>DD</sub> (typical) to the first access [29]	1	–	1	–	1	–	1	–	ms
t <sub>CYC</sub>	t <sub>KHKH</sub>	K clock cycle time	2.20	8.4	2.50	8.4	2.66	8.4	3.0	8.4	ns
t <sub>KH</sub>	t <sub>KHKL</sub>	Input clock (K/K) HIGH	0.4	–	0.4	–	0.4	–	0.4	–	ns
t <sub>KL</sub>	t <sub>KLKH</sub>	Input clock (K/K) LOW	0.4	–	0.4	–	0.4	–	0.4	–	ns
t <sub>KHKH</sub>	t <sub>KHKH</sub>	K clock rise to K clock rise (rising edge to rising edge)	0.94	–	1.06	–	1.13	–	1.28	–	ns
<b>Setup Times</b>											
t <sub>SA</sub>	t <sub>AVKH</sub>	Address set-up to K clock rise	0.275	–	0.4	–	0.4	–	0.4	–	ns
t <sub>SC</sub>	t <sub>IVKH</sub>	Control set-up to K clock rise (LD, R/W)	0.275	–	0.4	–	0.4	–	0.4	–	ns
t <sub>SCDDR</sub>	t <sub>IVKH</sub>	Double data rate control set-up to clock (K/K) rise (BWS <sub>0</sub> , BWS <sub>1</sub> , BWS <sub>2</sub> , BWS <sub>3</sub> )	0.22	–	0.28	–	0.28	–	0.28	–	ns
t <sub>SD</sub>	t <sub>DVKH</sub>	D <sub>[X:0]</sub> set-up to clock (K/K) rise	0.22	–	0.28	–	0.28	–	0.28	–	ns
<b>Hold Times</b>											
t <sub>HA</sub>	t <sub>KHAX</sub>	Address hold after K clock rise	0.275	–	0.4	–	0.4	–	0.4	–	ns
t <sub>HC</sub>	t <sub>KHIX</sub>	Control hold after K clock rise (LD, R/W)	0.275	–	0.4	–	0.4	–	0.4	–	ns
t <sub>HCDDR</sub>	t <sub>KHIX</sub>	Double data rate control hold after clock (K/K) rise (BWS <sub>0</sub> , BWS <sub>1</sub> , BWS <sub>2</sub> , BWS <sub>3</sub> )	0.22	–	0.28	–	0.28	–	0.28	–	ns
t <sub>HD</sub>	t <sub>KHDX</sub>	D <sub>[X:0]</sub> hold after clock (K/K) rise	0.22	–	0.28	–	0.28	–	0.28	–	ns
<b>Output Times</b>											
t <sub>CO</sub>	t <sub>CHQV</sub>	K/K clock rise to data valid	–	0.45	–	0.45	–	0.45	–	0.45	ns
t <sub>DOH</sub>	t <sub>CHQX</sub>	Data output hold after output K/K clock rise (active to active)	–0.45	–	–0.45	–	–0.45	–	–0.45	–	ns
t <sub>CCQO</sub>	t <sub>CHCQV</sub>	K/K clock rise to echo clock valid	–	0.45	–	0.45	–	0.45	–	0.45	ns
t <sub>CQOH</sub>	t <sub>CHCQX</sub>	Echo clock hold after K/K clock rise	–0.45	–	–0.45	–	–0.45	–	–0.45	–	ns
t <sub>CQD</sub>	t <sub>CQHCV</sub>	Echo clock high to data valid	–	0.15	–	0.20	–	0.20	–	0.20	ns
t <sub>CQDOH</sub>	t <sub>CQHCV</sub>	Echo clock high to data invalid	–0.15	–	–0.20	–	–0.20	–	–0.20	–	ns
t <sub>CQH</sub>	t <sub>CQHCQL</sub>	Output clock (CQ/CQ) HIGH [30]	0.85	–	1.00	–	1.08	–	1.25	–	ns
t <sub>CQH<math>\overline{CQ}</math></sub>	t <sub>CQH<math>\overline{CQ}</math></sub>	CQ clock rise to CQ clock rise (rising edge to rising edge) [30]	0.85	–	1.00	–	1.08	–	1.25	–	ns
t <sub>CHZ</sub>	t <sub>CHQZ</sub>	Clock (K/K) rise to high Z (active to high Z) [31, 32]	–	0.45	–	0.45	–	0.45	–	0.45	ns
t <sub>CLZ</sub>	t <sub>CHQX1</sub>	Clock (K/K) rise to low Z [31, 32]	–0.45	–	–0.45	–	–0.45	–	–0.45	–	ns
t <sub>QVLD</sub>	t <sub>CQHCVLD</sub>	Echo clock high to QVLD valid [33]	–0.15	0.15	–0.20	0.20	–0.20	0.20	–0.20	0.20	ns
<b>PLL Timing</b>											
t <sub>KC Var</sub>	t <sub>KC Var</sub>	Clock phase jitter	–	0.15	–	0.20	–	0.20	–	0.20	ns
t <sub>KC lock</sub>	t <sub>KC lock</sub>	PLL lock time (K)	20	–	20	–	20	–	20	–	μs
t <sub>KC Reset</sub>	t <sub>KC Reset</sub>	K static to PLL reset [34]	30	–	30	–	30	–	30	–	ns

### Notes

27. Unless otherwise noted, test conditions assume signal transition time of 2 V/ns, timing reference levels of 0.75 V, V<sub>REF</sub> = 0.75 V, R<sub>Q</sub> = 250 Ω, V<sub>DDQ</sub> = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance shown in (a) of [AC Test Loads and Waveforms](#).

28. When a part with a maximum frequency above 333 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is being operated and outputs data with the output timings of that frequency range.

29. This part has an internal voltage regulator; t<sub>POWER</sub> is the time that the power is supplied above V<sub>DD</sub> min initially before a read or write operation can be initiated.

30. These parameters are extrapolated from the input timing parameters (t<sub>CYC</sub>/2 - 250 ps, where 250 ps is the internal jitter). These parameters are only guaranteed by design and are not tested in production.

31. t<sub>CHZ</sub>, t<sub>CLZ</sub> are specified with a load capacitance of 5 pF as in (b) of [AC Test Loads and Waveforms](#). Transition is measured ±100 mV from steady-state voltage.

32. At any voltage and temperature t<sub>CHZ</sub> is less than t<sub>CLZ</sub> and t<sub>CHZ</sub> less than t<sub>CO</sub>.

33. t<sub>QVLD</sub> specification is applicable for both rising and falling edges of QVLD signal.


34. Hold to >V<sub>IH</sub> or <V<sub>IL</sub>.



## Switching Waveforms

Read/Write/Deselect Sequence [35, 36, 37, 38]

**Figure 5. Waveform for 2.0 Cycle Read Latency**



### Notes

35. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.

36. Outputs are disabled (high Z) one clock cycle after a NOP.

37. The third NOP cycle between read to write transition is not necessary for correct device operation when read latency = 2.0 cycles; however at high frequency operation, it is required to avoid bus contention.

38. In this example, if address A4 = A3, then data Q40 = D30 and Q41 = D31. Write data is forwarded immediately as read results. This note applies to the whole diagram.


## Ordering Information

The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at [www.cypress.com](http://www.cypress.com) and refer to the product summary page at <http://www.cypress.com/products>

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at <http://www.cypress.com/go/datasheet/offices>.


Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
400	CY7C1250KV18-400BZI	51-85180	165-ball Fine Pitch Ball Grid Array (13 × 15 × 1.4 mm)	Industrial
	CY7C1248KV18-400BZC			Commercial
	CY7C1248KV18-400BZXC		165-ball Fine Pitch Ball Grid Array (13 × 15 × 1.4 mm) Pb-free	Commercial
	CY7C1250KV18-400BZC		165-ball Fine Pitch Ball Grid Array (13 × 15 × 1.4 mm)	
	CY7C1250KV18-400BZXC		165-ball Fine Pitch Ball Grid Array (13 × 15 × 1.4 mm) Pb-free	
450	CY7C1248KV18-450BZXC	51-85180	165-ball Fine Pitch Ball Grid Array (13 × 15 × 1.4 mm) Pb-free	Commercial
	CY7C1250KV18-450BZXC			

## Ordering Code Definitions



**Package Diagram**

**Figure 6. 165-ball FBGA (13 × 15 × 1.4 mm), 51-85180**



51-85180 °C

## Document History Page

Document Title: CY7C1246KV18/CY7C1257KV18/CY7C1248KV18/CY7C1250KV18, 36-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) Document Number: 001-57834				
Rev.	ECN	Submission Date	Orig. of Change	Description of Change
**	2816636	VKN/AESA	11/30/09	New data sheet
*A	3068547	NJY	10/22/2010	Converted from Preliminary to Final. Added <a href="#">Ordering Code Definitions</a> . Updated <a href="#">Package Diagram</a> . Minor edits and updated in new template.
*B	3181270	SHTC	02/24/2011	Added CY7C1248KV18-400BZC, CY7C1250KV18-400BZC, and CY7C1250KV18-400BZI in <a href="#">Ordering Information</a>

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [cypress.com/sales](http://cypress.com/sales).

### Products

Automotive	<a href="http://cypress.com/go/automotive">cypress.com/go/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/go/clocks">cypress.com/go/clocks</a>
Interface	<a href="http://cypress.com/go/interface">cypress.com/go/interface</a>
Lighting & Power Control	<a href="http://cypress.com/go/powerpsoc">cypress.com/go/powerpsoc</a> <a href="http://cypress.com/go/plc">cypress.com/go/plc</a>
Memory	<a href="http://cypress.com/go/memory">cypress.com/go/memory</a>
Optical & Image Sensing	<a href="http://cypress.com/go/image">cypress.com/go/image</a>
PSoC	<a href="http://cypress.com/go/psoc">cypress.com/go/psoc</a>
Touch Sensing	<a href="http://cypress.com/go/touch">cypress.com/go/touch</a>
USB Controllers	<a href="http://cypress.com/go/USB">cypress.com/go/USB</a>
Wireless/RF	<a href="http://cypress.com/go/wireless">cypress.com/go/wireless</a>

### PSoC Solutions

[psoc.cypress.com/solutions](http://psoc.cypress.com/solutions)  
PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.