

CY2DL1504


1:4 Differential LVDS Fanout Buffer with Selectable Clock Input

Features

- Select between low-voltage positive emitter-coupled logic (LVPECL) or low-voltage differential signal (LVDS) input pairs to distribute to four LVDS output pairs
- 30-ps maximum output-to-output skew
- 480-ps maximum propagation delay
- 0.11-ps maximum additive RMS phase jitter at 156.25 MHz (12-kHz to 20-MHz offset)
- Up to 1.5-GHz operation
- Output enable and synchronous clock enable functions
- 20-pin thin shrunk small outline package (TSSOP)
- 2.5-V or 3.3-V operating voltage^[1]
- Commercial and industrial operating temperature range

Functional Description

The CY2DL1504 is an ultra-low noise, low-skew, low-propagation delay 1:4 differential LVDS fanout buffer targeted to meet the requirements of high-speed clock distribution applications. The CY2DL1504 can select between LVPECL or LVDS input clock pairs using the IN_SEL pin. The synchronous clock enable function ensures glitch-free output transitions during enable and disable periods. The output enable function allows the outputs to be asynchronously driven to a high-impedance state. The device has a fully differential internal architecture that is optimized to achieve low-additive jitter and low-skew at operating frequencies of up to 1.5 GHz.



Logic Block Diagram

Note

1. Input AC-coupling capacitors are required for voltage-translation applications.

٠

Cypress Semiconductor Corporation Document Number: 001-56312 Rev. *F 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised March 29, 2011



Contents

Pinout	3
Absolute Maximum Ratings	4
Operating Conditions	4
DC Electrical Specifications	5
AC Electrical Specifications	6
Ordering Information	9
Ordering Code Definition	9
Package Diagram	10
Acronyms	11

Document Conventions	11
Document History Page	12
Sales, Solutions, and Legal Information	14
Worldwide Sales and Design Support	14
Products	14
PSoC Solutions	14



Pinout

Figure 1. Pin Diagram – CY2DL1504 20-Pin TSSOP Package




Table 1. Pin Definitions

Pin No.	Pin Name	Pin Type	Description
1,9,13	V _{SS}	Power	Ground
2	CLK_EN	Input	Synchronous clock enable. Low-voltage complementary metal oxide semiconductor (LVCMOS)/low-voltage transistor-transistor-logic (LVTTL); When CLK_EN = Low, Q(0:3) outputs are held low and Q(0:3)# outputs are held high
3	IN_SEL	Input	Input clock select pin. LVCMOS/LVTTL; When IN_SEL = Low, the IN0/IN0# differential input pair is active When IN_SEL = High, the IN1/IN1# differential input pair is active
4	IN0	Input	LVDS input clock. Active when IN_SEL = Low
5	IN0#	Input	LVDS complementary input clock. Active when IN_SEL = Low
6	IN1	Input	LVPECL input clock. Active when IN_SEL = High
7	IN1#	Input	LVPECL complementary input clock. Active when IN_SEL = High
8	OE	Input	Output enable. LVCMOS/LVTTL; When OE = Low, Q(0:3) and Q(0:3)# outputs are disabled (see I_{OZ})
10,18	V _{DD}	Power	Power supply
11,14,16,19	Q(0:3)#	Output	LVDS complementary output clocks
12,15,17,20	Q(0:3)	Output	LVDS output clocks



Absolute Maximum Ratings

Parameter	Description	Condition	Min	Max	Unit
V _{DD}	Supply voltage	Nonfunctional	-0.5	4.6	V
V _{IN} ^[2]	Input voltage, relative to V _{SS}	Nonfunctional	-0.5	Lesser of 4.0 or V _{DD} + 0.4	V
V _{OUT} ^[2]	DC output or I/O voltage, relative to V_{SS}	Nonfunctional	-0.5	Lesser of 4.0 or V _{DD} + 0.4	V
Τ _S	Storage temperature	Nonfunctional	-55	150	°C
ESD _{HBM}	Electrostatic discharge (ESD) protection (Human body model)	JEDEC STD 22-A114-B	2000	_	V
L _U	Latch up			exceeds JEDEC 78B IC latch up t	
UL-94	Flammability rating	At 1/8 in.	V-0		
MSL	Moisture sensitivity level			3	

Operating Conditions

Parameter	Description	Condition	Min	Max	Unit
V _{DD}	Supply voltage	2.5-V supply	2.375	2.625	V
		3.3-V supply	3.135	3.465	V
T _A	Ambient operating temperature	Commercial	0	70	°C
		Industrial	-40	85	°C
t _{PU}	Power ramp time	Power-up time for V _{DD} to reach minimum specified voltage. (Power ramp must be monotonic)	0.05	500	ms



DC Electrical Specifications

Parameter	Description	Condition	Min	Max	Unit
I _{DD}	Operating supply current	All LVDS outputs terminated with a load of 100 $\Omega^{[3,\;4]}$	-	61	mA
V _{IH1}	Input high voltage, LVDS and LVPECL input clocks, IN0, IN0#, IN1, and IN1#		-	V _{DD} + 0.3	V
V _{IL1}	Input low voltage, LVDS and LVPECL input clocks, IN0, IN0#, IN1, and IN1#		-0.3	_	V
V _{IH2}	Input high voltage, CLK_EN, IN_SEL, and OE	V _{DD} = 3.3 V	2.0	V _{DD} + 0.3	V
V _{IL2}	Input low voltage, CLK_EN, IN_SEL, and OE	V _{DD} = 3.3 V	-0.3	0.8	V
V _{IH3}	Input high voltage, CLK_EN, IN_SEL, and OE	V _{DD} = 2.5 V	1.7	V _{DD} + 0.3	V
V _{IL3}	Input low voltage, CLK_EN, IN_SEL, and OE	V _{DD} = 2.5 V	-0.3	0.7	V
V _{ID_LVDS} ^[5]	LVDS input differential amplitude	See Figure 3 on page 7	0.4	0.8	V
V _{ID_LVPECL} ^[5]	LVPECL input differential amplitude	See Figure 3 on page 7	0.4	1.0	V
V _{ICM}	Input common mode voltage	See Figure 3 on page 7	0.5	V _{DD} – 0.2	V
I _{IH}	Input high current, All inputs	Input = $V_{DD}^{[6]}$	_	150	μA
IIL	Input low current, All inputs	Input = $V_{SS}^{[6]}$	-150	-	μA
V _{PP}	LVDS differential output voltage peak to Peak, Single-ended	V_{DD} = 3.3 V or 2.5 V, R_{TERM} = 100 Ω between Q and Q# pairs $^{[3,7]}$	250	470	mV
V _{OCM}	LVDS differential output common mode voltage	V_{DD} = 3.3 V or 2.5 V, R _{TERM} = 100 Ω between Q and Q# pairs ^[3, 7]	1.125	1.375	V
ΔV_{OCM}	Change in V _{OCM} between complementary output states	V_{DD} = 3.3 V or 2.5 V, R _{TERM} = 100 Ω between Q and Q# pairs ^[3, 7]	-	50	mV
I _{OZ}	Output leakage current	OE = V _{SS} , V _{OUT} = 0.75V - 1.75V	-15	15	μA
R _P	Internal pull-up/pull-down resistance, LVCMOS logic inputs	CLK_EN has pull-up only IN_SEL has pull-down only OE has pull-up only	60	165	kΩ
C _{IN}	Input capacitance	Measured at 10 MHz; per pin	_	3	pF

(V_{DD} = 3.3 V ± 5% or 2.5 V ± 5%; T_A = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

- Notes
 3. Refer to Figure 2 on page 7.
 4. I_{DD} includes current that is dissipated externally in the output termination resistors.
 5. V_{ID} minimum of 400 mV is required to meet all output AC Electrical Specifications. The device is functional with V_{ID} minimum of greater than 200 mV.
 6. Positive current flows into the input pin, negative current flows out of the input pin.
 7. Refer to Figure 4 on page 7.



AC Electrical Specifications


Parameter	Description	Condition	Min	Тур	Max	Unit
F _{IN}	Input frequency		DC	_	1.5	GHz
F _{OUT}	Output frequency	$F_{OUT} = F_{IN}$	DC	-	1.5	GHz
t _{PD} ^[8]	Propagation delay input pair to output pair	Input rise/fall time < 1.5 ns (20% to 80%)	-	-	480	ps
t _{ODC} ^[9]	Output duty cycle	Diff input at 50% duty cycle Frequency range up to 1 GHz	48	-	52	%
t _{SK1} ^[10]	Output-to-output skew	Any output to any output, with same load conditions at DUT	_	-	30	ps
t _{sк1 d} [10]	Device-to-device output skew	Any output to any output between two or more devices. Devices must have the same input and have the same output load.	-	_	150	ps
PN _{ADD}	Additive RMS phase noise	Offset = 1 kHz	_	_	-120	dBc/Hz
	156.25 MHz Input Rise/fall time < 150 ps (20% to 80%) V _{ID} > 400 mV	Offset = 10 kHz	-	-	-135	dBc/Hz
		Offset = 100 kHz	-	-	-135	dBc/Hz
		Offset = 1 MHz	-	-	-150	dBc/Hz
		Offset = 10 MHz	-	-	-154	dBc/Hz
		Offset = 20 MHz	-	-	-155	dBc/Hz
t _{JIT} ^[11]	Additive RMS phase jitter (Random)	156.25 MHz, 12 kHz to 20 MHz offset; input rise/fall time < 150 ps (20% to 80%), V _{ID} > 400 mV	-	-	0.11	ps
t _R , t _F ^[12]	Output rise/fall time, single-ended	50% duty cycle at input, 20% to 80% of full swing $(V_{OL}$ to $V_{OH})$ Input rise/fall time < 1.5 ns (20% to 80%) Measured at 1 GHz.	-	-	300	ps
t _{SOD}	Time from clock edge to outputs disabled	Synchronous clock enable (CLK_EN) switched low	-	-	700	ps
t _{SOE}	Time from clock edge to outputs enabled	Synchronous clock enable (CLK_EN) switched high	-	-	700	ps


Notes


Refer to Figure 5 on page 7.
 Refer to Figure 6 on page 7.
 Refer to Figure 7 on page 8.
 Refer to Figure 8 on page 8.
 Refer to Figure 9 on page 8.





Figure 2. LVDS Output Termination



























Figure 7. Output-to-output and Device-to-device Skew



Ordering Information

Part Number	Туре	Production Flow
Pb-free		
CY2DL1504ZXC	20-Pin TSSOP	Commercial, 0 °C to 70 °C
CY2DL1504ZXCT	20-Pin TSSOP	Commercial, 0 °C to 70 °C
CY2DL1504ZXI	20-Pin TSSOP	Industrial, -40 °C to 85 °C
CY2DL1504ZXIT	20-Pin TSSOP	Industrial, –40 °C to 85 °C

Ordering Code Definition





Package Diagram

 Figure 11. 20-Pin Thin Shrunk Small Outline Package (4.40 mm Body) ZZ20

 PIN 1 ID

 DIMENSIONS IN MMEINCHESI MIN. MAX.

 CHERENCE JEDEC MO-153

 PART #


 4.30(0.169)

 4.30(0.169)

 4.30(0.169)

 TANDARD PKG.

 Z220.173 STANDARD PKG.



20





Acronyms

Table 2. Acronyms Used in this Document

Acronym	Description
ESD	Electrostatic discharge
HBM	Human body model
JEDEC	Joint electron devices engineering council
LVDS	Low-voltage differential signal
LVCMOS	Low-voltage complementary metal oxide semiconductor
LVPECL	Low-voltage positive emitter-coupled logic
LVTTL	Low-voltage transistor-transistor logic
OE	Output enable
RMS	Root mean square
TSSOP	Thin shrunk small outline package

Document Conventions

Table 3. Units of Measure

Symbol	Unit of Measure	
°C	degree Celsius	
dBc	decibels relative to the carrier	
GHz	giga hertz	
Hz	hertz	
kΩ	kilo ohm	
μΑ	micro amperes	
μF	micro Farad	
μs	micro second	
mA	milliamperes	
ms	millisecond	
mV	millivolt	
MHz	megahertz	
ns	nano second	
Ω	ohm	
pF	pico Farad	
ps	pico second	
V	volts	
W	watts	



Document History Page

Document Title: CY2DL1504 1:4 Differential LVDS Fanout Buffer with Selectable Clock Input Document Number: 001-56312				nout Buffer with Selectable Clock Input
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2782891	CXQ	10/09/09	New Datasheet.
*A	2838613	CXQ	01/05/2010	Changed status from "ADVANCE" to "PRELIMINARY". Changed from 0.34 ps to 0.25 ps maximum additive jitter in "Features" on page 1 and in t _{JIT} in the AC Electrical Specs table on page 5. Added t _{PU} spec to the Operating Conditions table on page 3. Changed max I _{DD} spec in the DC Electrical Specs table on page 4 from 60 mA to 61 mA. Removed V _{OD} and Δ V _{OD} specs from the DC Electrical Specs table on page 4. Changed I _{OZ} in the DC Electrical Specs table on page 4 from min of -10 uA to -15 uA and from max of 10 uA to 15 uA. Added R _P spec in the DC Electrical Specs table on page 4. Min = 60 kΩ, Max = 140 kΩ. Added a measurement definition for C _{IN} in the DC Electrical Specs table on page 4. Added V _{PP} and Δ V _{PP} specs to the AC Electrical Specs table on page 5. V _{PP} min = 250 mV and max = 470 mV; Δ V _{PP} max = 50 mV. Changed letter case and some names of all the timing parameters in the AC Electrical Specs table on page 5 to be consistent with EROS. Lowered all additive phase noise mask specs by 3 dB in the AC Electrical Specs table on page 5. Added condition to t _R and t _F specs in the AC Electrical specs table on page 5 that input rise/fall time must be less than 1.5 ns (20% to 80%). Changed letter case and some names of all the timing parameters in Figures 4, 5, 6, 7 and 9, to be consistent with EROS. Updated Figure 4 with definition for V _{PP} and Δ V _{PP} .
*В	3010332	CXQ	08/18/2010	Changed from 0.25 ps to 0.11 ps maximum additive jitter in "Features" on page 1 and in t _{JIT} in the AC Electrical Specs table on page 5. Added "Functional equivalent to ICS8543i" to the "Features" section. Changed pin 13 in Figure 1 and Table 1 from V _{DD} to V _{SS} . Changed pin 8 description in Table 1 from "high impedance" to "disabled" Added note 6 to describe I _{IH} and I _{IL} specs. Removed reference to data distribution from "Functional Description". Changed R _P for diff inputs from 100 k Ω to 150 k Ω in the Logic Block Diagram and from 60 k Ω min / 140 k Ω max to 90 k Ω min / 210 k Ω max in the DC Electrical Specs table. Split V _{ID} into separate specs in DC Electrical Specs table: 0.4 V min and 0.8 V max for LVDS, 0.4 V min and 1.0 V max for LVPECL. Updated phase noise specs for 1 k/10 k/100 k/1 M/10 M/20 MHz offset to -120/-130/-135/-150/-150dBc/Hz, respectively, in the AC Electrical Specs table. Added "Frequency range up to 1 GHz" condition to t _{ODC} spec. Changed t _{OD} in the AC Electrical Specs table from 3 ns max to 5 ns max Added Acronyms and Ordering Code Definition.



Document Title: CY2DL1504 1:4 Differential LVDS Fanout Buffer with Selectable Clock Input Document Number: 001-56312				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*C	3090644	CXQ	11/19/2010	Changed V _{IN} and V _{OUT} specs from 4.0V to "lesser of 4.0 or V _{DD} + 0.4" Removed 200mA min LU spec, replaced with "Meets or exceeds JEDEC Spec JESD78B IC Latchup Test" Added "V _{OUT} = 0.75V - 1.75V" to I _{OZ} comments. Moved V _{PP} from AC spec table to DC spec table, removed Δ V _{PP} . Removed R _P spec for differential input clock pins IN _X and IN _X #. Changed C _{IN} condition to "Measured at 10 MHz". Changed PN _{ADD} specs for 10kHz, 10MHz, and 20MHz offsets. Added "Measured at 1 GHz" to t _R , t _F spec condition. Removed specs t _S , t _H , t _{OD} , and t _{OE} from AC spec table. Removed Δ V _{PP} reference from Figure 4.
*D	3135189	CXQ	01/12/2011	Removed "Preliminary" status heading. Removed "Functional equivalent" bullet on page 1. Added "(see I_{OZ})" note to pin 8 description in Pin Definitions. Fixed typo and removed resistors from IN _X /IN _X # in Logic Block Diagram. Added Figure 10 to describe T _{SOE} and T _{SOD} .
*E	3090938	CXQ	02/25/11	Post to external web.
*F	3208968	CXQ	03/29/2011	Changed R_P max from 140 $k\Omega$ to 165 $k\Omega$ and updated R_P in Logic Block Diagram.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-56312 Rev. *F

Revised March 29, 2011

Page 14 of 14

All products and company names mentioned in this document may be the trademarks of their respective holders.