











CSD95378BQ5M

SLPS504A - APRIL 2014-REVISED JULY 2014

CSD95378BQ5M Synchronous Buck NexFET™ Smart Power Stage

Features

- 60 A Continuous Operating Current Capability
- 93.4% System Efficiency at 30 A
- Low Power Loss of 2.8 W at 30 A
- High Frequency Operation (up to 1.25 MHz)
- Diode Emulation Mode With FCCM
- Temperature Compensated Bi-Directional Current Sense
- Analog Temperature Output (400 mV at 0°C)
- **Fault Monitoring**
 - Highside Short, Overcurrent, and Overtemperature Protection
- 3.3 V and 5 V PWM Signal Compatible
- Tri-State PWM Input
- Integrated Bootstrap Diode
- Optimized Deadtime for Shoot Through Protection
- High Density SON 5 × 6 mm Footprint
- Ultra-Low Inductance Package
- System Optimized PCB Footprint
- RoHS Compliant Lead-Free Terminal Plating
- Halogen Free

2 Applications

- Multiphase Synchronous Buck Converters
 - **High Frequency Applications**
 - High Current, Low Duty Cycle Applications
- POL DC-DC Converters
- Memory and Graphic Cards
- Desktop and Server VR11.x / VR12.x V-core and Memory Synchronous Converters


3 Description

The CSD95378BQ5M NexFET™ smart power stage is a highly optimized design for use in a high-power, high-density synchronous buck converter. This product integrates the driver IC and power MOSFETs to complete the power stage switching function. This combination produces high-current, high-efficiency, and high speed switching capability in a small 5 mm × 6 mm outline package. It also integrates the accurate current sensing and temperature sensing functionality to simplify system design and improve accuracy. In addition, the PCB footprint is optimized to help reduce design time and simplify the completion of the overall system design.

Device Information⁽¹⁾

Device	Media	Qty	Package	Ship	
CSD95378BQ5M	13-Inch Reel	2500	SON 5- × 6-	Tape and	
CSD95378BQ5MT	7-Inch Reel	250	mm Package	Reel	

(1) For all available packages, see the orderable addendum at the end of the data sheet.








Table of Contents

2 3 4 5	Features 1 Applications 1 Description 1 Revision History 2 Pin Configuration and Functions 3 Specifications 4 6.1 Absolute Maximum Ratings 4 6.2 Handling Ratings 4 6.3 Recommended Operating Conditions 4	7 8 9	Application Schematic Device and Documentation Support 8.1 Trademarks 8.2 Electrostatic Discharge Caution 8.3 Glossary Mechanical, Packaging, and Orderable Information 9.1 Mechanical Drawing 9.2 Recommended PCB Land Pattern 9.3 Recommended Steppil Opening	6
	6.4 Thermal Information 4		9.3 Recommended Stencil Opening	

4 Revision History


Cł	hanges from Original (April 2014) to Revision A	Page
•	Updated the controller IC in the Application Schematic to the TPS40428	

Submit Documentation Feedback



5 Pin Configuration and Functions





Pin Functions

PIN		DECODINE					
NAME	NUMBER	DESCRIPTION					
воот	9	Bootstrap capacitor connection. Connect a minimum of 0.1-µF 16 V X7R ceramic capacitor from BOOT to BOOT_R pins. The bootstrap capacitor provides the charge to turn on the control FET. The bootstrap diode is integrated.					
BOOT_R	8	Return path for HS gate driver, connected to V _{SW} internally.					
ENABLE	3	Enables device operation. If ENABLE = logic HIGH, turns on device. If ENABLE = logic LOW, the device is turned off and both MOSFET gates are actively pulled low. An internal 100-kΩ pulldown resistor will pull the ENABLE pin LOW if left floating.					
FCCM	10	This pin enables the Diode Emulation function. When this pin is held LOW, Diode Emulation Mode is enabled for Sync FET. When FCCM is HIGH, the device is operated in Forced Continuous Conduction Mode. An internal 5-µA current source will pull the FCCM pin to 3.3 V if left floating.					
IOUT	1	Output of current sensing amplifier. V(IOUT) – V(REFIN) is proportional to the phase current.					
P_{GND}	4	Power ground, connected directly to pin 13.					
P_{GND}	13	Power ground.					
PWM	12	Pulse width modulated tri-state input from external controller. Logic LOW sets control FET gate low and sync FET gate high. Logic HIGH sets control FET gate high and sync FET gate low. Open or High Z sets both MOSFET gates low if greater than the tri-state shutdown hold-off time (t _{3HT}).					
REFIN	2	External reference voltage input for current sensing amplifier.					
TAO/ FAULT	11	Temperature analog output. Reports a voltage proportional to the die temperature. An ORing diode is integrated in the IC. When used in multiphase application, a single wire can be used to connect the TAO pins of all the ICs. Only the highest temperature will be reported. TAO will be pulled up to 3.3 V if thermal shutdown occurs. TAO should be bypassed to P _{GND} with a 1 nF 16 V X7R ceramic capacitor.					
V _{DD}	5	Supply voltage to gate driver and internal circuitry.					
V _{IN}	7	Input voltage pin. Connect input capacitors close to this pin.					
V_{SW}	6	Phase node connecting the HS MOSFET source and LS MOSFET drain - pin connection to the output inductor.					

Copyright © 2014, Texas Instruments Incorporated

Submit Documentation Feedback



6 Specifications

6.1 Absolute Maximum Ratings

 $T_{\Delta} = 25^{\circ}C$ (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
V _{IN} to P _{GND}	-0.3	25	V
V _{IN} to V _{SW}	-0.3	25	V
V _{IN} to V _{SW} (10 ns)	-7	27	V
V _{SW} to P _{GND}	-0.3	20	V
V _{SW} to P _{GND} (10 ns)	-7	23	V
V _{DD} to P _{GND}	-0.3	7	V
ENABLE, PWM, FCCM. TAO, IOUT, REFIN to P _{GND}	-0.3	$V_{DD} + 0.3 V$	V
BOOT to BOOT_R ⁽²⁾	-0.3	$V_{DD} + 0.3 V$	V
P _D , Power Dissipation		12	W
T _J , Operating Junction	- 55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Handling Ratings

		MIN	MAX	UNIT
T _{stg}	Storage Temperature Range	– 55	150	°C
ESD Rating	Human Body Model (HBM)	-2000	2000	V
	Charged Device Model (CDM)	-500	500]

6.3 Recommended Operating Conditions

 $T_A = 25^{\circ}$ (unless otherwise noted)

			MIN	MAX	UNIT
V _{DD}	Gate Drive Voltage		4.5	5.5	V
V _{IN}	Input Supply Voltage ⁽¹⁾			16	V
V _{OUT}	Output Voltage			5.5	V
I _{OUT}	Continuous Output Current	$V_{IN} = 12 \text{ V}, V_{DD} = 5 \text{ V}, V_{OUT} = 1.2 \text{ V}, f_{SW} = 500 \text{ kHz}, L_{OUT} = 0.225 \mu H^{(2)}$		60	
I _{OUT-PK}	Peak Output Current (3)	$f_{\text{SW}} = 500 \text{ kHz}, L_{\text{OUT}} = 0.225 \mu\text{H}^{(2)}$		90	Α
f_{SW}	Switching Frequency $C_{BST} = 0.1 \mu F \text{ (min)}$			1250	kHz
	On Time Duty Cycle	$f_{\text{SW}} = 1 \text{ MHz}$		85	%
	Minimum PWM On Time		40		ns
	Operating Temperature		-40	125	°C

⁽¹⁾ Operating at high V_{IN} can create excessive AC voltage overshoots on the switch node (V_{SW}) during MOSFET switching transients. For reliable operation, the switch node (V_{SW}) to ground voltage must remain at or below the Absolute Maximum Ratings.

6.4 Thermal Information

 $T_A = 25$ °C (unless otherwise noted)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-Case (Top of package) Thermal Resistance ⁽¹⁾			15	°C/W
$R_{\theta JB}$	Junction-to-Board Thermal Resistance (2)			1.5	C/VV

R_{BJC} is determined with the device mounted on a 1-inch² (6.45 -cm²), 2-oz (.071-mm thick) Cu pad on a 1.5-inches x 1.5-inches, 0.06-inch (1.52-mm) thick FR4 board.

(2) $R_{\theta JB}$ value based on hottest board temperature within 1 mm of the package.

Submit Documentation Feedback


⁽²⁾ Should not exceed 7 V.

⁽²⁾ Measurement made with six 10-μF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V_{IN} to P_{GND} pins.

⁽³⁾ System conditions as defined in Note 1. Peak Output Current is applied for $t_p = 50 \mu s$.



7 Application Schematic





8 Device and Documentation Support

8.1 Trademarks

NexFET is a trademark of Texas Instruments.

8.2 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Submit Documentation Feedback


Copyright © 2014, Texas Instruments Incorporated



9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


9.1 Mechanical Drawing



DIM		MILLIMETERS		INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
А	1.400	1.450	1.500	0.057	0.059	0.061	
a1	0.000	0.000	0.050	0.000	0.000	0.002	
b	0.200	0.250	0.320	0.008	0.010	0.013	
b1		2.750 TYP	•		0.108 TYP	•	
b2	0.200	0.250	0.320	0.008	0.010	0.013	
b3		0.250 TYP			0.010 TYP		
c1	0.150	0.200	0.250	0.006	0.008	0.010	
c2	0.200	0.250	0.300	0.008	0.010	0.012	
D2	5.300	5.400	5.500	0.209	0.213	0.217	
d	0.200	0.250	0.300	0.008	0.010	0.012	
d1	0.350	0.400	0.450	0.014	0.016	0.018	
d2	1.900	2.000	2.100	0.075	0.079	0.083	
Е	5.900	6.000	6.100	0.232	0.236	0.240	
E1	4.900	5.000	5.100	0.193	0.197	0.201	
E2	3.200	3.300	3.400	0.126	0.130	0.134	
е		0.500 TYP			0.020 TYP		
K		0.350 TYP			0.014 TYP		
L	0.400	0.500	0.600	0.016	0.020	0.024	
L1	0.210	0.310	0.410	0.008	0.012	0.016	
θ	0.00 —		_	0.00	_	_	




9.2 Recommended PCB Land Pattern



1. Dimensions are in mm (inches).

9.3 Recommended Stencil Opening



- 1. Dimensions are in mm (inches).
- 2. Stencil thickness is 100 μm.



PACKAGE OPTION ADDENDUM

18-Feb-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD95378BQ5M	ACTIVE	LSON-CLIP	DQP	12	2500	Pb-Free (RoHS Exempt)	CU NIPDAU CU SN	Level-2-260C-1 YEAR		95378BM	Samples
CSD95378BQ5MT	ACTIVE	LSON-CLIP	DQP	12	250	Pb-Free (RoHS Exempt)	CU NIPDAU	Level-2-260C-1 YEAR		95378BM	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

18-Feb-2016

n no event shall TI's liability arisir	ng out of such information exceed the total	purchase price of the TI part(s) a	at issue in this document sold by	/ TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jun-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD95378BQ5M	LSON- CLIP	DQP	12	2500	330.0	12.4	5.3	6.3	1.8	8.0	12.0	Q1
CSD95378BQ5MT	LSON- CLIP	DQP	12	250	180.0	12.4	5.3	6.3	1.8	8.0	12.0	Q1

www.ti.com 23-Jun-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD95378BQ5M	LSON-CLIP	DQP	12	2500	367.0	367.0	35.0
CSD95378BQ5MT	LSON-CLIP	DQP	12	250	210.0	185.0	35.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity