
SN74LVCC3245A-EP OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE

- Controlled Baseline
   One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree<sup>†</sup>
- Bidirectional Voltage Translator
- 2.3 V to 3.6 V on A Port and 3 V to 5.5 V on B Port
- Control Inputs V<sub>IH</sub>/V<sub>IL</sub> Levels Are Referenced to V<sub>CCA</sub> Voltage
- Latch-Up Performance Exceeds 250 mA Per JESD 17

<sup>†</sup> Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- ESD Protection Exceeds JESD 22
   2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

AND 3-STATE OUTPUTS SCAS773A – JUNE 2004 – REVISED MARCH 2005



NC - No internal connection

### description/ordering information

This 8-bit (octal) noninverting bus transceiver contains two separate supply rails. The B port is designed to track  $V_{CCB}$ , which accepts voltages from 3 V to 5.5 V, and the A port is designed to track  $V_{CCA}$ , which operates at 2.3 V to 3.6 V. This allows for translation from a 3.3-V to a 5-V system environment and vice versa, from a 2.5-V to a 3.3-V system environment and vice versa.

The SN74LVCC3245A is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so the buses are isolated. The control circuitry (DIR,  $\overline{OE}$ ) is powered by V<sub>CCA</sub>.

TA	PACKAGE	†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC – DW	Reel of 2000	CLVCC3245AIDWREP	LVCC3245A
–40°C to 85°C	SSOP – DB	Reel of 2000	CLVCC3245AIDBREP	LH245AEP
	TSSOP – PW	Reel of 2000	CLVCC3245AIPWREP	LH245AEP

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCAS773A – JUNE 2004 – REVISED MARCH 2005

FUNCTION TABLE (each transceiver)										
INP	UTS									
OE	DIR	OPERATION								
L	L	B data to A bus								
L	Н	A data to B bus								
н	Х	Isolation								

### logic diagram (positive logic)



To Seven Other Channels

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CCA}$ and $V_{CCB}$ Input voltage range, $V_{I}$ : All A ports (see Note 1) All B ports (see Note 2) Except I/O ports (see Note 1) Output voltage range, $V_{O}$ (see Note 2): All A ports All B ports Input clamp current, $I_{IK}$ ( $V_{I} < 0$ ) Output clamp current, $I_{OK}$ ( $V_{O} < 0$ ) Continuous output current, $I_{O}$ Continuous current through $V_{CCA}$ , $V_{CCB}$ , or GND Package thermal impedance, $\theta_{JA}$ (see Note 3): DB package DW package PW package	$\begin{array}{c} -0.5 \ V \ to \ V_{CCA} + 0.5 \ V \\ -0.5 \ V \ to \ V_{CCB} + 0.5 \ V \\ -0.5 \ V \ to \ V_{CCA} + 0.5 \ V \\ -0.5 \ V \ to \ V_{CCA} + 0.5 \ V \\ -0.5 \ V \ to \ V_{CCB} + 0.5 \ V \\ -0.5 \ V \ to \ V_{CCB} + 0.5 \ V \\ -0.5 \ W \ to \ V_{CCB} + 0.5 \ W \\ -0.5 \ W \ to \ V_{CCB} + 0.5 \ W \\ -0.5 \ W \ to \ V_{CCB} + 0.5 \ W \\ -0.5 \ W \ to \ V_{CCB} + 0.5 \ W \\ -0.5 \ W \ to \ V_{CCB} + 0.5 \ W \\ -0.5 \ W \ to \ V_{CCB} + 0.5 \ W \\ -0.5 \ W \ to $
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. This value is limited to 4.6 V maximum.

2. This value is limited to 6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51-7.



# SN74LVCC3245A-EP OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE

AND 3-STATE OUTPUTS SCAS773A – JUNE 2004 – REVISED MARCH 2005

### recommended operating conditions (see Note 4)

		VCCA	V <sub>CCB</sub>	MIN	NOM	MAX	UNIT
VCCA	Supply voltage			2.3	3.3	3.6	V
Vссв	Supply voltage			3	5	5.5	V
		2.3 V	3 V	1.7			
. ,		2.7 V	3 V	2			.,
VIHA	High-level input voltage	3 V	3.6 V	2			V
		3.6 V	5.5 V	2			
		2.3 V	3 V	2			
	Lifety Level Construction	2.7 V	3 V	2			V
VIHB	High-level input voltage	3 V	3.6 V	2			
		3.6 V	5.5 V	3.85			
		2.3 V	3 V			0.7	
.,		2.7 V	3 V			0.8	V
VILA	Low-level input voltage	3 V	3.6 V			0.8	V
		3.6 V	5.5 V			0.8	
		2.3 V	3 V			0.8	
	Low-level input voltage	2.7 V	3 V			0.8	V
VILB		3 V	3.6 V			0.8	v
		3.6 V	5.5 V			1.65	
		2.3 V	3 V	1.7			
V	High-level input voltage (control pins)	2.7 V	3 V	2			V
VIH	(Referenced to V <sub>CCA</sub> )	3 V	3.6 V	2			v
		3.6 V	5.5 V	2			
		2.3 V	3 V			0.7	
v	Low-level input voltage (control pins)	2.7 V	3 V			0.8	V
VIL	(Referenced to $V_{CCA}$ )	3 V	3.6 V			0.8	V
	w-level input voltage (control pins) 2.7 V 3 V	0.8					
VIA	Input voltage			0		VCCA	V
V <sub>IB</sub>	Input voltage			0		V <sub>CCB</sub>	V
VOA	Output voltage			0		VCCA	V
Vов	Output voltage	İ		0		VCCB	V

NOTE 4: All unused inputs of the device must be held at the associated V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



# SN74LVCC3245A-EP **OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE** AND 3-STATE OUTPUTS SCAS773A – JUNE 2004 – REVISED MARCH 2005

### recommended operating conditions (see Note 4) (continued)

		VCCA	VCCB	MIN	NOM	MAX	UNIT
		2.3 V	3 V			-8	
IOHA	High-level output current	2.7 V	3 V			-12	mA
		3.3 V	3 V			-24	
		2.3 V	3.3 V			-12	
ЮНВ	High-level output current	2.7 V	3.3 V			-12	mA
		3.3 V	3 V			-24	
		2.3 V	3 V			8	mA
IOLA	Low-level output current	2.7 V	3 V			12	
		3.3 V	3 V			24	
		2.3 V	3.3 V			12	
IOLB	Low-level output current	2.7 V	3.3 V			12	mA
		3.3 V	3 V			24	
$\Delta t/\Delta v$	Input transition rise or fall rate					10	ns/V
ТА	Operating free-air temperature			-40		85	°C

NOTE 4: All unused inputs of the device must be held at the associated V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# SN74LVCC3245A-EP OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE

AND 3-STATE OUTPUTS SCAS773A – JUNE 2004 – REVISED MARCH 2005

electrical characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					-	•	

PAF	RAMETER	TEST CONDITIONS	VCCA	V <sub>CCB</sub>	MIN	TYP	MAX	UNIT
		I <sub>OH</sub> = -100 μA	3 V	3 V	2.9	3		
		$I_{OH} = -8 \text{ mA}$	2.3 V	3 V	2			
			2.7 V	3 V	2.2	2.5		
VOHA		$I_{OH} = -12 \text{ mA}$	3 V	3 V	2.4	2.8		V
			3 V	3 V	2.2	2.6		
		I <sub>OH</sub> = -24 mA	2.7 V	4.5 V	2	2.3		
		I <sub>OH</sub> = -100 μA	3 V	3 V	2.9	3		
		10	2.3 V	3 V	2.4			
VOHB		I <sub>OH</sub> = -12 mA	2.7 V	3 V	2.4	2.8		V
		1	3 V	3 V	2.2	2.6		
		I <sub>OH</sub> = -24 mA	2.7 V	4.5 V	3.2	4.2		
		I <sub>OL</sub> = 100 μA	3 V	3 V			0.1	
		I <sub>OL</sub> = 8 mA	2.3 V	3 V			0.6	
Vola		I <sub>OL</sub> = 12 mA	2.7 V	3 V		0.1	0.5	V
		lo: - 24 mA	3 V	3 V		0.2	0.5	
		I <sub>OL</sub> = 24 mA	2.7 V	4.5 V		0.2	0.5	
		I <sub>OL</sub> = 100 μA	3 V	3 V			0.1	
V		I <sub>OL</sub> = 12 mA	2.3 V	3 V			0.4	V
VOLB	$l_{0} = 24 \text{ mA}$	3 V	3 V		0.2	0.5	v	
		I <sub>OL</sub> = 24 mA	3 V	4.5 V		0.2	0.5	
	Control inpute		3.6 V	3.6 V		±0.1	±1	^
l	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND	3.0 V	5.5 V		±0.1	±1	μA
loz†	A or B ports	$V_{O} = V_{CCA/B}$ or GND, $V_{I} = V_{IL}$ or $V_{IH}$	3.6 V	3.6 V		±0.5	±5	μΑ
		A port = $V_{CCA}$ or GND, $I_0 = 0$	3.6 V	Open		5	50	
ICCA	B to A		0.01/	3.6 V		5	50	μA
		B port = $V_{CCB}$ or GND, $I_O = 0$	3.6 V	5.5 V		5	50	
	A to D		261/	3.6 V		5	50	^
ІССВ	A to B	A port = $V_{CCA}$ or GND, $I_0 = 0$	3.6 V	5.5 V		8	80	μA
	A port	$V_{I}$ = V <sub>CCA</sub> – 0.6 V, Other inputs at V <sub>CCA</sub> or GND, OE at GND and DIR at V <sub>CCA</sub>	3.6 V	3.6 V		0.35	0.5	
∆ICCA <sup>‡</sup>	OE	$V_I = V_{CCA} - 0.6$ V, Other inputs at $V_{CCA}$ or GND, DIR at $V_{CCA}$	3.6 V	3.6 V		0.35	0.5	mA
DIR		$\frac{V_{I}}{OE}$ = V <sub>CCA</sub> – 0.6 V, Other inputs at V <sub>CCA</sub> or GND, OE at GND	3.6 V	3.6 V		0.35	0.5	
∆ICCB‡	B port	$V_L$ = V <sub>CCB</sub> – 2.1 V, Other inputs at V <sub>CCB</sub> or GND, OE at GND and DIR at GND	3.6 V	5.5 V		1	1.5	mA
Ci	Control inputs	VI = V <sub>CCA</sub> or GND	Open	Open		4		pF
C <sub>io</sub>	A or B ports	$V_{O} = V_{CCA/B}$ or GND	3.3 V	5 V		18.5		pF

<sup>†</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.
 <sup>‡</sup> This is the increase in supply current for each input that is at one of the specified voltage levels, rather than 0 V or the associated V<sub>CC</sub>.



SCAS773A - JUNE 2004 - REVISED MARCH 2005

### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCA} = 2.5 V \\ \pm 0.2 V, \\ V_{CCB} = 3.3 V \\ \pm 0.3 V$		V <sub>CCA</sub> = 2.7 V TO 3.6 V, V <sub>CCB</sub> = 5 V ± 0.5 V		V <sub>CCA</sub> = 2.7 V TO 3.6 V, V <sub>CCB</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PHL	•	6	1	9.4	1	6	1	7.1	
<sup>t</sup> PLH	A	В	1	9.1	1	5.3	1	7.2	ns
t <sub>PHL</sub>	D	٨	1	11.2	1	5.8	1	6.4	
<sup>t</sup> PLH	В	А	1	9.9	1	7	1	7.6	ns
<sup>t</sup> PZL	OE	•	1	14.5	1	9.2	1	9.7	
<sup>t</sup> PZH	ÛE	A	1	12.9	1	9.5	1	9.5	ns
t <sub>PZL</sub>	OE	6	1	13	1	8.1	1	9.2	
<sup>t</sup> PZH	ÛE	В	1	12.8	1	8.4	1	9.9	ns
<sup>t</sup> PLZ	OE		1	7.1	1	7	1	6.6	
<sup>t</sup> PHZ	UE	А	1	6.9	1	7.8	1	6.9	ns
<sup>t</sup> PLZ	OE	P	1	8.8	1	7.3	1	7.5	
<sup>t</sup> PHZ	UE	В	1	8.9	1	7	1	7.9	ns

### operating characteristics, V<sub>CCA</sub> = 3.3 V, V<sub>CCB</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TEST CO	ONDITIONS	TYP	UNIT	
		Outputs enabled	0 50	6 40 MUL	38	
Cpd	Power dissipation capacitance per transceiver	Outputs disabled	$C_{L} = 50,$	f = 10 MHz	4.5	pF

### power-up considerations<sup>†</sup>


TI level-translation devices offer an opportunity for successful mixed-voltage signal design. A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins. To guard against such power-up problems, take these precautions:

- 1. Connect ground before any supply voltage is applied.
- 2. Power up the control side of the device (V<sub>CCA</sub> for all four of these devices).
- 3. Tie  $\overline{OE}$  to V<sub>CCA</sub> with a pullup resistor so that it ramps with V<sub>CCA</sub>.
- Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), 4. ramp it with V<sub>CCA</sub>. Otherwise, keep DIR low.

<sup>†</sup>Refer to the TI application report, Texas Instruments Voltage-Level-Translation Devices, literature number SCEA021.



SCAS773A - JUNE 2004 - REVISED MARCH 2005




- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
     C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G. tpLH and tpHL are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms



SCAS773A - JUNE 2004 - REVISED MARCH 2005




- NOTES: A. Cl includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
    C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. tPLZ and tPHZ are the same as tdis.
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

#### Figure 2. Load Circuit and Voltage Waveforms



SCAS773A - JUNE 2004 - REVISED MARCH 2005




PARAMETER MEASUREMENT INFORMATION FOR B PORT

- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. All parameters and waveforms are not applicable to all devices.

### Figure 3. Load Circuit and Voltage Waveforms



SCAS773A - JUNE 2004 - REVISED MARCH 2005



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. All parameters and waveforms are not applicable to all devices.

#### Figure 4. Load Circuit and Voltage Waveforms





www.ti.com

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
CLVCC3245AIDBREP	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
CLVCC3245AIDWREP	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
CLVCC3245AIPWREP	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
V62/05602-01XE	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
V62/05602-01YE	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
V62/05602-01ZE	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

30-Jan-2012

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVCC3245A-EP :

• Catalog: SN74LVCC3245A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product


## PACKAGE MATERIALS INFORMATION

www.ti.com

### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

\*All dimensions are nominal

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVCC3245AIDBREP	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
CLVCC3245AIDWREP	SOIC	DW	24	2000	330.0	24.4	10.85	15.8	2.7	12.0	24.0	Q1
CLVCC3245AIPWREP	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVCC3245AIDBREP	SSOP	DB	24	2000	367.0	367.0	38.0
CLVCC3245AIDWREP	SOIC	DW	24	2000	367.0	367.0	45.0
CLVCC3245AIPWREP	TSSOP	PW	24	2000	367.0	367.0	38.0

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.


Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



## LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.

E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

### DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated