











### bq294602, bq294604, bq294682, bq294624

SLUSASOD - DECEMBER 2011 - REVISED APRIL 2017

## bq2946xx Single-Cell Protector for Li-Ion Batteries

#### **Features**

- Single-Cell Overvoltage Monitor for Secondary Protection
- Fixed Programmable Delay Timer
- Fixed Overvoltage Protection (OVP) Threshold
  - Available Range of 3.85 V to 4.6 V
- Fixed OVP Delay Option: 4 s or 6.5 s
- High-Accuracy OVP: ± 10 mV
- Low Power Consumption I<sub>CC</sub> ≈ 1 µA  $(V_{CELL(ALL)} < V_{PROTECT})$
- Low Leakage Current per Cell Input < 100 nA
- Small Package Footprint
  - 6-Pin SON

### 2 Applications

- Second-Level Protection in Li-Ion Battery Packs in:
  - **Tablets**
  - Slates
  - Portable Equipment and Instrumentation

### 3 Description


The bg2946xx family of products is a secondary-level overvoltage monitor and protector for Li-Ion battery pack systems. The cell is monitored for overvoltage condition and triggers an internal counter once the OVP threshold is exceeded; after a fixed set delay, the out is transitioned to a high level. The output is reset (goes low) if the cell voltage drops below the set threshold minus the hysteresis.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq294602		
bq294604	CON (C)	2.00 mm 2.00 mm
bq294682	SON (6)	2.00 mm × 2.00 mm
bq294624		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic





### **Table of Contents**

1	Features 1		8.4 Device Functional Modes	8
2	Applications 1	9	Application and Implementation	10
3	Description 1		9.1 Application Information	10
4	Revision History2		9.2 Typical Application	10
5	Device Options		9.3 System Example	11
6	Pin Configuration and Functions	10	Power Supply Recommendations	12
7	Specifications4	11	Layout	12
•	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	12
	7.2 ESD Ratings		11.2 Layout Example	12
	7.3 Recommended Operating Conditions	12	Device and Documentation Support	13
	7.4 Thermal Information		12.1 Related Links	13
	7.5 Electrical Characteristics		12.2 Receiving Notification of Documentation Updat	tes 13
	7.6 Typical Characteristics		12.3 Community Resources	13
8	Detailed Description 7		12.4 Trademarks	13
•	8.1 Overview 7		12.5 Electrostatic Discharge Caution	13
	8.2 Functional Block Diagram 7		12.6 Glossary	13
	8.3 Feature Description 7	13	Mechanical, Packaging, and Orderable Information	13

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	ranges from Revision C (July 2015) to Revision D
•	Added bq294624 in Device Information
•	Added the bq294624 device into production
•	Added Receiving Notification of Documentation Updates section
С	hanges from Revision B (March 2012) to Revision C Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
•	Added Overvoltage to description
•	Changed bullets to consolidate feature item
•	Added Fixed OVP Delay Option to Features
•	Changed wording of description
•	Added the bq294682 device into production
С	hanges from Revision A (February 2012) to Revision B
•	Added a second I <sub>CC</sub> Test Condition
С	hanges from Original (December 2011) to Revision A Page

Submit Documentation Feedback

Copyright © 2011–2017, Texas Instruments Incorporated




## 5 Device Options

T <sub>A</sub>	PART NUMBER	OVP (V)	DELAY TIME (s)
	bq294602	4.35	4
	bq294604	4.35	6.5
400C to 14400C	bq294622 <sup>(1)</sup>	4.45	4
–40°C to +110°C	bq294624	4.45	6.5
	bq294682	4.225	4
	bq294684 <sup>(1)</sup>	4.225	6.5

<sup>(1)</sup> Product Preview only.

## 6 Pin Configuration and Functions



#### **Pin Functions**

	PIN	I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
NC	1	_	No connection		
OUT	6	OA	Output drive for external N-channel FET.		
PWRPAD	Thermal Pad	_	VSS pin to be connected to the PWRPAD on the printed-circuit-board (PCB) for proper operation.		
V1	2	IA	Sense input for positive voltage of the cell.		
VSS	3	Р	Electrically connected to IC ground and negative terminal of the cell.		
VSS	4	Р	Electrically connected to IC ground and negative terminal of the cell.		
VDD	5	Р	Power supply		



### 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage	VDD-VSS	-0.3	30	V
Input voltage	V1-VSS	-0.3	8	V
Output voltage	OUT-VSS	-0.3	30	V
Continuous total power dissipation,	P <sub>TOT</sub>		hermal mation	
Functional temperature		-65	110	°C
Lead temperature (soldering, 10 s),	T <sub>SOLDER</sub>		300	°C
Storage temperature, T <sub>stq</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
V	Clastrostatia diasharas	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub> <sup>(1)</sup>	3	8	V
Input voltage V1–VSS	0	5	V
Operating ambient temperature, T <sub>A</sub>	-40	110	°C

<sup>(1)</sup> See Typical Application.

### 7.4 Thermal Information

		bq2946xx	
	THERMAL METRIC <sup>(1)</sup>	DRV (SON)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	186.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	90.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	110.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	96.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	90	°C/W
$R_{\theta JC(bot)}$	Junction-to-case(bottom) thermal resistance	n/a	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Documentation Feedback

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 7.5 Electrical Characteristics

Typical values stated where  $T_A = 25^{\circ}C$  and VDD = 4 V, MIN/MAX values stated where  $T_A = -40^{\circ}C$  to +110°C and  $V_{DD} = 4$  V (unless otherwise noted)


TEST NO.		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOLTAGE	PROTECTIO	N THRESHOLD VCx					
1.0			bq294602, fixed delay 4 s, V1 > V <sub>OV</sub>		4.35		
1.1			bq294604, fixed delay 6.5 s, V1 > V <sub>OV</sub>		4.35		
1.2		V <sub>(PROTECT)</sub> –	bq294622, fixed delay 4 s, V1 > V <sub>OV</sub> <sup>(1)</sup>		4.45		.,
1.3	V <sub>OV</sub>	Overvoltage Detection	bq294624, fixed delay 6.5 s, V1 > V <sub>OV</sub>		4.45		V
1.4			bq294682, fixed delay 4 s, V1 > V <sub>OV</sub>		4.225		
1.5			bq294684, fixed delay 6.5 s, V1 > V <sub>OV</sub> <sup>(1)</sup>		4.225		
1.6	V <sub>HYS</sub>	Overvoltage Detection Hysteresis		250	300	400	V
1.7	V <sub>OA</sub>	OV Detection Accuracy	T <sub>A</sub> = 25°C	-10		10	mV
1.8	V <sub>OA</sub> -DRIFT	OV Detection Accuracy due to Temperature	$T_A = -40^{\circ}C$ $T_A = 0^{\circ}C$ $T_A = 60^{\circ}C$ $T_A = 110^{\circ}C$	-40 -20 -24 -54		44 20 24 54	mV
SUPPLY A	AND LEAKAG	E CURRENT				*	
1.9	Icc	Supply Current	(V1–VSS) = 4.0 V (see Figure 7 for reference)		1	2	μA
1.0			$(V1-VSS) = 2.8 \text{ V with } T_A = -40^{\circ}\text{C to } +60^{\circ}\text{C}$			1.25	•
1.10	I <sub>IN</sub>	Input Current at V1 Pins	Measured at V1 = 4.0 V (V1-VSS) = 4.0 V $T_A$ = 0°C to 60°C (see Figure 7 for reference)	-0.1		0.1	μΑ
OUTPUT I	DRIVE OUT						
1.11 1.12	V <sub>OUT</sub>	Output Drive Veltage	$(V1-VSS) > V_{OV}$ $V_{DD} = V1$ , $I_{OH} = 100 \mu A$ , $T_A = -40^{\circ}C$ to +110°C	3	V <sub>DD</sub> – 0.3		V
1.13	VOUT	Output Drive Voltage	(V1–VSS) < V <sub>OV</sub> , I <sub>OL</sub> = 100 μA, T <sub>A</sub> = 25°C T <sub>A</sub> = -40°C to +110°C		250	400	mV
1.14	I <sub>OUT(Short)</sub>	OUT Short Circuit Current	OUT = 0 V, (V1-VSS) > V <sub>OV</sub>		1.5	3	mA
1.15	t <sub>R</sub>	Output Rise Time	CL = 1 nF, V <sub>OH(OUT)</sub> = 0 V to 5 V <sup>(2)</sup>		5		μs
1.16	Z <sub>O</sub>	Output Impedance			2	5	kΩ
FIXED DE	LAY TIMER						
1.17	t <sub>DELAY</sub>	Fault Detection Delay Time	Fixed Delay, bq2946x2 Fixed Delay, bq2946x4	3.2 5.2	4 6.5	4.8 7.8	S
1.18	t <sub>DELAY_CTM</sub>	Fault Detection Delay Time in Test Mode	Fixed Delay (Internal settings)	U.L	15	7.5	ms

<sup>(1)</sup> Product Preview only.

<sup>(2)</sup> Specified by design. Not 100% tested in production.



### 7.6 Typical Characteristics






### **Detailed Description**

#### Overview 8.1

The bg2946xx is a second-level overvoltage (OV) protector for a single cell. The cell voltage is compared to a protection voltage threshold, Vov. The protection threshold is preprogrammed at the factory with a range from 3.85 V to 4.65 V. When the OVP is triggered, the OUT pin goes high to activate an external N-channel FET, which conducts a low-impedance path to blow a fuse.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

The method of overvoltage detection is comparing the cell voltage to an OVP threshold voltage V<sub>OV</sub>. Once the cell voltage exceeds the programmed fixed value V<sub>OV</sub>, the delay timer circuit is activated. This delay (t<sub>DELAY</sub>) is fixed for 4 seconds for the bg294602 device. When these conditions are satisfied, the OUT terminal is transitioned to a high level. This output (OUT) is released to a low condition if the cell input (V1) is below the OVP threshold minus the V<sub>HYS</sub>.




Figure 5. Timing for Overvoltage Sensing

#### 8.3.1 Sense Positive Input for V1

This is an input to sense single battery cell voltage. A series resistor and a capacitor across the cell is required for noise filtering and stable voltage monitoring.

Copyright © 2011-2017, Texas Instruments Incorporated



#### **Feature Description (continued)**

#### 8.3.2 Output Drive, OUT

The gate of an external N-channel MOSFET is connected to this terminal. This output transitions to a high level when an overvoltage condition is detected and after the programmed delay timer. The OUT will reset to a low level if the cell voltage falls below the  $V_{\rm OV}$  threshold before the fixed delay timer expires.

#### 8.3.3 Supply Input, VDD

This terminal is the unregulated input power source for the IC. A series resistor is connected to limit the current, and a capacitor is connected to ground for noise filtering.

#### 8.3.4 Thermal Pad, PWRPAD

For correct operation, the power pad (PWRPAD) is connected to the V<sub>SS</sub> terminal on the PCB.

#### 8.4 Device Functional Modes

#### 8.4.1 NORMAL Mode

When the cell voltage is below the overvoltage threshold,  $V_{OV}$ , the device operates in NORMAL mode. The OUT pin is inactive and is low.

#### 8.4.2 OVERVOLTAGE Mode

OVERVOLTAGE mode is detected if the cell voltage exceeds the overvoltage threshold,  $V_{OV}$ , for configured OV delay time. The OUT pin is activated, internally pulled high, after a delay time, tDELAY. An external FET then turns on, shorting the fuse to ground, which allows the battery and/or charger power to blow the fuse. When the cell voltages fall below (VOV – VHYS), the device returns to NORMAL mode.

#### 8.4.3 Customer Test Mode

Customer Test Mode (CTM) helps reduce test time for checking the overvoltage delay timer parameter once the circuit is implemented in the battery pack. To enter CTM, VDD should be set to at least 10 V higher than V1 (see Figure 6). The delay timer is greater than 10 ms, but considerably shorter than the timer delay in normal operation. To exit CTM, remove the VDD to V1 voltage differential of 10 V so that the decrease in this value automatically causes an exit.

#### **CAUTION**

Avoid exceeding any Absolute Maximum Voltages on any pins when placing the part into CTM. Also avoid exceeding Absolute Maximum Voltage for the cell voltage (V1–VSS). Stressing the pins beyond the rated limits may cause permanent damage to the device.

Figure 6 shows the timing for the CTM.

Submit Documentation Feedback



### **Device Functional Modes (continued)**




Figure 6. Timing for Customer Test Mode

Figure 7 shows the measurement for current consumption for the product for both VDD and Vx.




Figure 7. Configuration for IC Current Consumption Test



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The bq2946xx devices are a family of second-level protectors used for overvoltage protection of the single-cell battery pack in the application. The OUT pin drives a NMOS FET that connects the fuse to ground in the event of a fault condition. This provides a shorted path to use the battery and/or charger power to blow the fuse and cut the power path.

### 9.1.1 Application Configuration

Changes to the ranges stated in Table 1 may impact the accuracy of the cell measurements. Figure 8 shows each external component.

#### **NOTE**

Connect VSS (pins 3 and 4) externally to the CELL- terminal.

#### 9.2 Typical Application




Figure 8. Application Configuration Schematic

#### NOTE

Connect VSS (pins 3 and 4) externally to the CELL- terminal.

#### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

**Table 1. Parameters** 

PARAMETER	EXTERNAL COMPONENT	MIN	NOM	MAX	UNIT
Voltage monitor filter resistance	RIN	900	1000	1100	Ω
Voltage monitor filter capacitance	CIN	0.01	0.1		μF
Supply voltage filter resistance	RVD	100		1K	Ω
Supply voltage filter capacitance	CVD		0.1		μF


Submit Documentation Feedback



#### 9.2.2 Detailed Design Procedure

- 1. Determine the overvoltage protection and delay. Select a device with the corresponding thresholds.
- 2. Follow the application schematic (see Figure 8) to connect the device.
- 3. Ensure both Vss pins are connected to the CELL- terminal on the PCB layout.

### 9.2.3 Application Curves



### 9.3 System Example




Figure 11. 1-Cell Configuration With Fixed Delay



### 10 Power Supply Recommendations

The maximum power of this device is 8 V on VDD.

### 11 Layout

### 11.1 Layout Guidelines

- 1. Ensure the RC filters for the V1 and VDD pins are placed as close as possible to the target terminal, reducing the tracing loop area.
- 2. The VSS pin should be routed to the CELL- terminal.
- 3. Ensure the trace connecting the fuse to the gate, source of the NFET to the Pack is sufficient to withstand the current during a fuse blown event.

### 11.2 Layout Example




Figure 12. Layout Schematic

Submit Documentation Feedback



### 12 Device and Documentation Support

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 2. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
bq294602	Click here	Click here	Click here	Click here	Click here
bq294604	Click here	Click here	Click here	Click here	Click here
bq294682	Click here	Click here	Click here	Click here	Click here

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2011–2017, Texas Instruments Incorporated





1-May-2017

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ294602DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4602	Samples
BQ294602DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4602	Samples
BQ294604DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4604	Samples
BQ294604DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4604	Samples
BQ294624DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4624	Samples
BQ294624DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4624	Samples
BQ294682DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4682	Samples
BQ294682DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4682	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



### PACKAGE OPTION ADDENDUM

1-May-2017

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 22-Apr-2017

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ294602DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294602DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294602DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294602DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294604DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294604DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294604DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294604DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294624DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294624DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294682DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294682DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 22-Apr-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ294602DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
BQ294602DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
BQ294602DRVT	WSON	DRV	6	250	210.0	185.0	35.0
BQ294602DRVT	WSON	DRV	6	250	210.0	185.0	35.0
BQ294604DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
BQ294604DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
BQ294604DRVT	WSON	DRV	6	250	210.0	185.0	35.0
BQ294604DRVT	WSON	DRV	6	250	210.0	185.0	35.0
BQ294624DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
BQ294624DRVT	WSON	DRV	6	250	210.0	185.0	35.0
BQ294682DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
BQ294682DRVT	WSON	DRV	6	250	210.0	185.0	35.0

DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



## DRV (S-PWSON-N6)


## PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



# DRV (S-PWSON-N6)

## PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.