



AWR1243

AWR1243 Single-Chip 77- and 79-GHz FMCW Transceiver

Device Overview

1.1 **Features**

- FMCW Transceiver
 - Integrated PLL, Transmitter, Receiver, Baseband, and A2D
 - 76- to 81-GHz Coverage With 4 GHz Available Bandwidth
 - Four Receive Channels
 - Three Transmit Channels (Two channels Simultaneously for AWR1243 and all Three Channels Simultaneously for AWR1243P)
 - Ultra-Accurate Chirp Engine Based on Fractional-N PLL
 - TX Power: 12 dBm
 - RX Noise Figure:
 - 14 dB (76 to 77 GHz)
 - 15 dB (77 to 81 GHz)
 - Phase Noise at 1 MHz:
 - 95 dBc/Hz (76 to 77 GHz)
 - 93 dBc/Hz (77 to 81 GHz)
- Built-in Calibration and Self-Test
 - Built-in Firmware (ROM)
 - Self-calibrating System Across Frequency and **Temperature**
- · Host Interface
 - Control Interface With External Processor Over SPI
 - Data Interface With External Processor Over MIPI D-PHY and CSI2 V1.1
 - Interrupts for Fault Reporting

- · ASIL B Targeted
- AECQ100 Qualified
- AWR1243 Advanced Features
 - Embedded Self-monitoring With No Host **Processor Involvement**
 - Complex Baseband Architecture
 - Option of Cascading Multiple Devices to Increase Channel Count
 - Embedded Interference Detection Capability
- · Power Management
 - Built-in LDO Network for Enhanced PSRR
 - I/Os Support Dual Voltage 3.3 V/1.8 V
- Clock Source
 - Supports Externally Driven Clock (Square/Sine) at 40 MHz
 - Supports 40 MHz Crystal Connection with Load Capacitors
- Easy Hardware Design
 - 0.65-mm Pitch, 161-Pin 10.4 mm × 10.4 mm Flip Chip BGA Package for Easy Assembly and Low-Cost PCB Design
 - Small Solution Size
- Supports Automotive Temperature Operating Range

Applications

- Automated Highway Driving
- Automatic Emergency Braking

- Adaptive Cruise Control
- Imaging Radar using Cascading Configuration




Figure 1-1. Radar Sensor for Automotive **Applications**



1.3 Description

The AWR1243 device is an integrated single-chip FMCW transceiver capable of operation in the 76- to 81-GHz band. The device enables unprecedented levels of integration in an extremely small form factor. AWR1243 is an ideal solution for low power, self-monitored, ultra-accurate radar systems in the automotive space.

The AWR1243 device is a self-contained FMCW transceiver single-chip solution that simplifies the implementation of Automotive Radar sensors in the band of 76 to 81 GHz. It is built on Tl's low-power 45-nm RFCMOS process, which enables a monolithic implementation of a 3TX, 4RX system with built-in PLL and A2D converters. Simple programming model changes can enable a wide variety of sensor implementation (Short, Mid, Long) with the possibility of dynamic reconfiguration for implementing a multimode sensor. Additionally, the device is provided as a complete platform solution including reference hardware design, software drivers, sample configurations, API guide, and user documentation.


Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE					
AWR1243FBIGABLQ1 (Tray)							
XA1243PBGABL (Tray)	FCBGA (161)	10.4 mm × 10.4 mm					
AWR1243FBIGABLRQ1 (Reel)							

⁽¹⁾ For more information, see Section 9, Mechanical Packaging and Orderable Information.



1.4 Functional Block Diagram



- (1) Phase Shift Control:
 - 0° / 180° BPM for AWR1243
 - 0º / 180º BPM and 5.625º resolution control option for AWR1243P
- (2) Multi-chip cascading feature is available in AWR1243P.



Table of Contents

1	Devi	ice Overview <u>1</u>		6.1	Overview	3
	1.1	Features 1		6.2	Functional Block Diagram	3
	1.2	Applications 1		6.3	Subsystems	3
	1.3	Description2		6.4	Other Subsystems	39
	1.4	Functional Block Diagram 3	7	App	lications, Implementation, and Layout	4
2	Revi	ision History 5		7.1	Application Information	
3		ice Comparison 7		7.2	Short-, Medium-, and Long-Range Radar	4
	3.1	Related Products 8		7.3	Imaging Radar using Cascade Configuration	4:
4	Tern	ninal Configuration and Functions9		7.4	Reference Schematic	4:
	4.1	Pin Diagram 9		7.5	Layout	4
	4.2	Signal Descriptions	8	Dev	ice and Documentation Support	49
5	Spec	cifications <u>17</u>		8.1	Device Nomenclature	
	5.1	Absolute Maximum Ratings		8.2	Tools and Software	50
	5.2	ESD Ratings		8.3	Documentation Support	50
	5.3	Power-On Hours (POH)		8.4	Community Resources	5
	5.4	Recommended Operating Conditions		8.5	Trademarks	5
	5.5	Power Supply Specifications 18		8.6	Electrostatic Discharge Caution	. 5 ⁻
	5.6	Power Consumption Summary 19		8.7	Export Control Notice	5
	5.7	RF Specification		8.8	Glossary	. 5 ⁻
	5.8	Thermal Resistance Characteristics for FCBGA	9	Mec	hanical, Packaging, and Orderable	
		Package [ABL0161] 21		Info	rmation	52
	5.9	Timing and Switching Characteristics 22		9.1	Packaging Information	<u>5</u> 2
6	Deta	ailed Description 34				



2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Chan	ges from May 1, 2017 to October 31, 2018 (from * Revision (May 2017) to A Revision)	Page
•	Updated RX Noise Figure from "15 dB (76 to 77 GHz)" to "14 dB (76 to 77 GHz)"	1
•	Updated RX Noise Figure from "16 dB (77 to 81 GHz)" to "15 dB (77 to 81 GHz)"	
•	Updated Phase Noise at 1 MHz from "-94 dBc/Hz (76 to 77 GHz)" to "-95 dBc/Hz (76 to 77 GHz)"	
•	Updated Phase Noise at 1 MHz from "-91 dBc/Hz (77 to 81 GHz)" to "-93 dBc/Hz (77 to 81 GHz)"	
•	Updated/Changed Features from "ASIL B Capable" to "ASIL B Targeted"	1
•	Removed "40.0 MHz Crystal With Internal Oscillator" bullet	1
•	Updated/Changed Clock Source sub-bullets	
•	Added "Imaging Radar using Cascading Configuration" to Applications	
•	Updated/Changed Radar Sensor for Automotive Applications	1
•	Added new orderable part number to Device Information	
•	Updated RX and TX connections in Functional Block Diagram	
•	Updated/Changed Functional Block Diagram	
•	Added AWR1243P to Device Features Comparison	<u>7</u>
•	Updated/Changed Device Features Comparison ASIL for AWR1243P, AWR1243, and AWR1642 from "B-	
	Capable" to "B-Targeted"	<u>7</u>
•	Added "Max complex sampling rate (Msps)" to Device Features Comparison	
•	Changed AWR1243 and AWR1443 Pruduct status from AI to PD	
•	Corrected A10 pin to "VOUT_14APLL"	
•	Added DEFAULT PULL STATUS column to Signal Descriptions	
•	Added footnote to Chip-to-chip cascading synchronization signals	
•	Combined FM_CW_CLKOUT and FM_CW_SYNCOUT Descriptions	
•	Added text to SYNC_IN Description in Signal Descriptions table	
•	Added footnote to WARM_RESET	
•	Updated/Changed CLKP and CLKM descriptions in Signal Descriptions	
•	Changed HBM ESD value from ±1000 V to ±2000 V and CDM ESD value from ±250 V to ±500 V	
•	Added footnote to V _(ESD)	
•	Completely updated Recommended Operating Conditions	
•	Updated Power Supply Rails Characteristics footnote	
•	Added footnote to Power Supply Rails Characteristics	
•	Completely updated Ripple Specifications table	
•	Updated footnote to Maximum Current Ratings at Power Terminals	
•	Updated Average Power Consumption at Power Terminals	
•	Updated 76 to 77 GHz Noise Figure in RF Specification from "15 dB" to "14 dB"	
•	Updated 76 to 77 GHz Noise Figure in RF Specification from "16 dB" to "14 dB"	
•	Added footnote to RF Specification	
•	Changed 1-dB compression point from "–5 dBm" to "–8 dBm"	
•	Updated RF Specification	
•	Removed IQ gain mismatch from RF Specification	
•	Added multiple row to RF Specification Receiver	
•	Updated In-band and Out-of-band TYP value	_
•	Added FM_CW_CLKOUT, FM_CW_SYNCOUT, FM_CW_SYNCIN1, and FM_CW_SYNCIN2 to RF Specification	
•	Modified all values for 20 GHz SYNC IN signal (FM_CW_SYNCIN)	
•	Updated footnote in RF Specification	
•	Removed 1v4 signal from Device Wakeup	
•	Updated Device Wake-up Sequence	
•	Updated Synchronized Frame Triggering text	
•	Added text to Synchronized Frame Triggering	
•	Added Synchronized Frame Triggering subsection	
•	Removed T _{Lag} from Frame Trigger Timing table	
•	Updated/Changed Crystal Implementation	
•	Updated Crystal Implementation note	
•	Updated/Changed f _P Parallel resonance crystal frequency from " 40, 50" to "40"	
•	Updated/Changed Frequency tolerance from "-50 and 50" to "-200 to 200"	



•	Added External Clock Electrical Characteristics	25
•	Added External Clock Mode Specifications	
•	Completely updated External Clock Mode Specifications	
•	Updated External Clock Mode Specifications Frequency from "40, 50 MHz" to "40 MHz"	
•	Updated/Changed SPI Slave Mode Switching Parameters (SPICLK = input, SPISIMO = input, and SPISOMI =	
	output)	26
•	Updated/Changed SPI Slave Mode Timing Requirements (SPICLK = input, SPISIMO = input, and SPISOMI =	
	output)	27
•	Added LVDS Interface Configuration	29
•	Updated LVDS Interface Lane Config image	
•	Updated Timing Parameters	
•	Updated LVDS Electrical Characteristics	
•	Updated Camera Serial Interface (CSI)	
•	Removed T _{CLK-SETTLE} and T _{HS-SETTLE}	32
•	Updated/Changed Clock Subsystem diagram	
•	Added AWR1243P information to Transmit Subsystem text.	37
•	Updated/Changed Transmit Subsystem (Per Channel)	37
•	Updated/Changed Recieve Subsystem text from "cutoff frequencies above 350 kHz" to "cutoff frequencies	
	above 175 kHz"	37
•	Updated Host Interface text	
•	Updated text in "A2D Data Format Over CSI2 Interface"	
•	Added Imaging Radar using Cascade Configuration	42
•	Removed Low-Noise LDO Circuitry image	42
•	Updated Device Nomenclature	50



3 Device Comparison

Table 3-1. Device Features Comparison

FUNCTION		AWR1243P	AWR1243	AWR1443	AWR1642
Number of receivers		4	4	4	4
Number of transmitters		3 ⁽¹⁾	3	3	2
On-chip memory	/	_	_	576KB	1.5MB
ASIL		B-Targeted	B-Targeted	_	B-Targeted
Max I/F (Interme	ediate Frequency) (MHz)	15	15	5	5
Max real sampli	ng rate (Msps)	37.5	37.5	12.5	12.5
Max complex sa	mpling rate (Msps)	18.75	18.75	6.25	6.25
Processor					
MCU (R4F)		_	_	Yes	Yes
DSP (C674x)		_	_	_	Yes
Peripherals					
Serial Periphera	I Interface (SPI) ports	1	1	1	2
Quad Serial Per	ipheral Interface (QSPI)	_	_	Yes	Yes
Inter-Integrated	Circuit (I ² C) interface	_	_	1	1
Controller Area	Network (DCAN) interface	_	_	Yes	Yes
CAN FD		_	_	_	Yes
Trace		_	_	_	Yes
PWM		_	_	_	Yes
Hardware In Loc	pp (HIL/DMM)	_	_	_	Yes
GPADC		_	_	Yes	Yes
LVDS/Debug		Yes	Yes	Yes	Yes
CSI2		Yes	Yes	_	_
Hardware accele	erator	_	_	Yes	_
1-V bypass mod	le	Yes	Yes	Yes	Yes
Cascade (20-GHz sync)		Yes	_	_	_
JTAG		_	_	Yes	Yes
Number of Tx th	at can be simultaneously used	3	2	2	2
Per chirp configu	urable Tx phase shifter	Yes	_	_	_
Product status (2)	PRODUCT PREVIEW (PP), ADVANCE INFORMATION (AI), or PRODUCTION DATA (PD)	Al	PD	PD	PD

^{(1) 3} Tx Simultaneous operation is supported only in AWR1243P with 1V LDO bypass and PA LDO disable mode. In this mode 1V supply needs to be fed on the VOUT PA pin.

⁽²⁾ PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



3.1 Related Products

For information about other devices in this family of products or related products see the links that follow.

- mmWave Sensors TI's mmWave sensors rapidly and accurately sense range, angle and velocity with less power using the smallest footprint mmWave sensor portfolio for automotive applications.
- Automotive mmWave Sensors TI's automotive mmWave sensor portfolio offers high-performance radar front end to ultra-high resolution, small and low-power single-chip radar solutions. TI's scalable sensor portfolio enables design and development of ADAS system solution for every performance, application and sensor configuration ranging from comfort functions to safety functions in all vehicles.
- Companion Products for AWR1243 Review products that are frequently purchased or used in conjunction with this product.



4 Terminal Configuration and Functions

4.1 Pin Diagram

Figure 4-1 shows the pin locations for the 161-pin FCBGA package. Figure 4-2, Figure 4-3, Figure 4-4, and Figure 4-5 show the same pins, but split into four quadrants.




Figure 4-1. Pin Diagram






Figure 4-2. Top Left Quadrant




Figure 4-3. Top Right Quadrant






Figure 4-4. Bottom Left Quadrant




Figure 4-5. Bottom Right Quadrant



4.2 Signal Descriptions

Table 4-1 lists the pins by function and describes that function.

Table 4-1. Signal Descriptions

FUNCTION	SIGNAL NAME	PIN NUMBER	PIN TYPE	DEFAULT PULL STATUS ⁽¹⁾	DESCRIPTION	
	TX1	B4	0	_	Single-ended transmitter1 o/p	
Transmitters	TX2	В6	0	_	Single-ended transmitter2 o/p	
	TX3	B8	0	_	Single-ended transmitter3 o/p	
	RX1	M2	1	_	Single-ended receiver1 i/p	
Receivers	RX2	K2	I	_	Single-ended receiver2 i/p	
Receivers	RX3	H2	1	_	Single-ended receiver3 i/p	
	RX4	F2	I	_	Single-ended receiver4 i/p	
	CSI2_TXP[0]	G15	0	_	Differential data Out – Lane 0	
	CSI2_TXM[0]	G14	0	_		
	CSI2_CLKP	J15	0	_	Differential clock Out	
	CSI2_CLKM	J14	0	_	Differential clock Out	
	CSI2_TXP[1]	H15	0	_	Differential data Out I and 1	
	CSI2_TXM[1]	H14	0	_	Differential data Out – Lane 1	
CSI2 TX	CSI2_TXP[2]	K15	0	_	Differential data Out I and 2	
CSIZ IX	CSI2_TXM[2]	K14	0	_	Differential data Out – Lane 2	
	CSI2_TXP[3]	L15	0	_	Differential data Out – Lane 3	
	CSI2_TXM[3]	L14	0	_	Differential data Out – Lane 3	
	HS_DEBUG1_P	M15	0	_	Differential debug part 1	
	HS_DEBUG1_M	M14	0	_	Differential debug port 1	
	HS_DEBUG2_P	N15	0	_	Differential debug part 2	
	HS_DEBUG2_M	N14	0	_	Differential debug port 2	
	FM_CW_CLKOUT	B15	0		20-GHz single-ended output. Modulated waveform	
Chip-to-chip cascading	FM_CW_SYNCOUT	D1	O	_	20-0112 single-ended output. Modulated wavelorm	
synchronization	FM_CW_SYNCIN1	B1			20-GHz single-ended input. Only one of these pins	
signals ⁽²⁾	FM_CW_SYNCIN2	D15	l	_	should be used. Multiple instances for layout flexibility.	
Reference clock	OSC_CLKOUT	A14	0	_	Reference clock output from clocking subsystem after cleanup PLL. Can be used by slave chip in multichip cascading	
System	SYNC_OUT	P11	0	Pull Down	Low-frequency frame synchronization signal output. Can be used by slave chip in multichip cascading	
System synchronization	SYNC_IN	N10	I	Pull Down	Low-frequency frame synchronization signal input. This signal could also be used as a hardware trigger for frame start	
001	SPI_CS_1	R7	ı	Pull Up	SPI chip select	
SPI control interface from	SPI_CLK_1	R9	ı	Pull Down	SPI clock	
external MCU	MOSI_1	R8	I	Pull Up	SPI data input	
(default slave mode)	MISO_1	P5	0	Pull Up	SPI data output	
	SPI_HOST_INTR_1	P6	0	Pull Down	SPI interrupt to host	
	RESERVED	R3, R4, R5, P4		_		

⁽¹⁾ Status of PULL structures associated with the IO after device POWER UP.

⁽²⁾ Cascading feature is available only in the AWR1243P variant.



Table 4-1. Signal Descriptions (continued)

		1			
FUNCTION	SIGNAL NAME	PIN NUMBER	PIN TYPE	DEFAULT PULL STATUS ⁽¹⁾	DESCRIPTION
	NRESET	P12	I	Open Drain	Power on reset for chip. Active low
Reset	WARM_RESET ⁽³⁾	N12	Ю	Open Drain	Open-drain fail-safe warm reset signal. Can be driven from PMIC for diagnostic or can be used as status signal that the device is going through reset.
Cofety	NERROR_OUT	N8	0	Open Drain	Open-drain fail-safe output signal. Connected to PMIC/Processor/MCU to indicate that some severe criticality fault has happened. Recovery would be through reset.
Safety	NERROR_IN	P7	I	Open Drain	Fail-safe input to the device. Error output from any other device can be concentrated in the error signaling monitor module inside the device and appropriate action can be taken by firmware
	TMS	L13	I	Pull Up	
JTAG	TCK	M13	I	Pull Down	ITAC part for TI internal development
JIAG	TDI	H13	I	Pull Up	JTAG port for TI internal development
	TDO	J13	0	_	
	CLKP	E14 I —		_	In XTAL mode: Differential port for reference crystal
Reference oscillator	CLKM	F14	0	_	In External clock mode: Single ended input reference clock port (Output CLKM is grounded in this case)
Band-gap voltage	VBGAP	B10	0	_	



Table 4-1. Signal Descriptions (continued)

FUNCTION	SIGNAL NAME	PIN NUMBER	PIN TYPE	DEFAULT PULL STATUS ⁽¹⁾	DESCRIPTION
	VDDIN	F13,N11,P1 5,R6	POW	_	1.2-V digital power supply
	VIN_SRAM	R14	POW	_	1.2-V power rail for internal SRAM
	VNWA	P14	POW	_	1.2-V power rail for SRAM array back bias
	VIOIN	R13	POW	_	I/O supply (3.3-V or 1.8-V): All CMOS I/Os would operate on this supply.
	VIOIN_18	K13	POW	_	1.8-V supply for CMOS IO
	VIN_18CLK	B11	POW	_	1.8-V supply for clock module
	VIOIN_18DIFF	D13	POW	_	1.8-V supply for CSI2 port
	Reserved	G13	POW	_	No connect
	VIN_13RF1	G5,J5,H5	POW	_	1.3-V Analog and RF supply, VIN_13RF1 and
	VIN_13RF2	C2,D2	POW	_	VIN_13RF2 could be shorted on the board
	VIN_18BB	K5,F5	POW	_	1.8-V Analog baseband power supply
	VIN_18VCO	B12	POW	_	1.8-V RF VCO supply
Power supply	vss	E5,E6,E8,E 10,E11,F9,F 11,G6,G7,G 8,G10,H7,H 9,H11,J6,J7 ,J8,J10,K7, K8,K9,K10, K11,L5,L6,L 8,L10,R15	GND	_	Digital ground
	VSSA	A1,A3,A5,A 7,A9,A15,B 3,B5,B7,B9, B13,B14,C1 ,C3,C4,C5, C6,C7,C8,C 9,C15,E1,E 2,E3,E13,E 15,F3,G1,G 2,G3,H3,J1, J2,J3,K3,L1 ,L2,L3, M3,N1,N2,N 3,R1	GND	_	Analog ground
	VOUT_14APLL	A10	0	_	
	VOUT_14SYNTH	A13	0	_	
Internal LDO output/inputs	VOUT_PA	A2,B2	Ю		When internal PA LDO is used this pin provides the output voltage of the LDO. When the internal PA LDO is bypassed and disabled 1V supply should be fed on this pin. This is mandatory in 3TX simultaneous use case.
	PMIC_CLK_OUT	P13	0	_	Dithered clock input to PMIC
External clock out	MCU_CLK_OUT	N9	0	_	Programmable clock given out to external MCU or the processor
	GPIO[0]	N4	Ю	Pull Down	General-purpose IO
General- purpose I/Os	GPIO[1]	N7	Ю	Pull Down	General-purpose IO
purpose I/Os	GPIO[2]	N13	Ю	Pull Down	General-purpose IO



Table 4-1. Signal Descriptions (continued)

FUNCTION	SIGNAL NAME	PIN NUMBER	PIN TYPE	DEFAULT PULL STATUS ⁽¹⁾	DESCRIPTION
	QSPI_CS	P8	0	Pull Up	Chip-select output from the device. Device is a master connected to serial flash slave.
QSPI for Serial	QSPI_CLK	R10	0	Pull Down	Clock output from the device. Device is a master connected to serial flash slave.
Flash (4)	QSPI[0]	R11	Ю	Pull Down	Data IN/OUT
	QSPI[1]	P9	Ю	Pull Down	Data IN/OUT
	QSPI[2]	R12	Ю	Pull Up	Data IN/OUT
	QSPI[3]	P10	Ю	Pull Up	Data IN/OUT
Flash	RS232_TX	N6	0	Pull Down	
programming and RS232 UART ⁽⁴⁾	RS232_RX	N5	I	Pull Up	UART pins for programming external flash in preproduction/debug hardware.
	Analog Test1 / GPADC1	P1	Ю	_	GP ADC channel 1
Test and Debug output for preproduction	Analog Test2 / GPADC2	P2	Ю	_	GP ADC channel 2
phase. Can be pinned out on production hardware for	Analog Test3 / GPADC3	P3	Ю	_	GP ADC channel 3
	Analog Test4 / GPADC4	R2	Ю	_	GP ADC channel 4
field debug	ANAMUX / GPADC5	C13	Ю	_	GP ADC channel 5
	VSENSE / GPADC6	C14	Ю	_	GP ADC channel 6

⁽⁴⁾ This option is for development/debug in preproduction phase. Can be disabled by firmware pin mux setting.



5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	MIN	MAX	UNIT
VDDIN	1.2 V digital power supply	-0.5	1.4	V
VIN_SRAM	1.2 V power rail for internal SRAM	-0.5	1.4	V
VNWA	1.2 V power rail for SRAM array back bias	-0.5	1.4	V
VIOIN	I/O supply (3.3 V or 1.8 V): All CMOS I/Os would operate on this supply.	-0.5	3.8	V
VIOIN_18	1.8 V supply for CMOS IO	-0.5	2	V
VIN_18CLK	1.8 V supply for clock module	-0.5	2	V
VIOIN_18DIFF	1.8 V supply for CSI2 port	-0.5	2	V
VIN_13RF1	1.3 V Analog and RF supply, VIN_13RF1 and VIN_13RF2 could	0.5		V
VIN_13RF2	be shorted on the board.	-0.5	1.45	V
VIN_13RF1 VIN_13RF2	1-V Internal LDO bypass mode. Device supports mode where external Power Management block can supply 1 V on VIN_13RF1 and VIN_13RF2 rails. In this configuration, the internal LDO of the device would be kept bypassed.	-0.5	1.4	V
VIN_18BB	1.8-V Analog baseband power supply	-0.5	2	V
VIN_18VCO supply	1.8-V RF VCO supply	-0.5	2	V
	Dual-voltage LVCMOS inputs, 3.3 V or 1.8 V (Steady State)	-0.3V	VIOIN + 0.3	
Input and output voltage range	Dual-voltage LVCMOS inputs, operated at 3.3 V/1.8 V (Transient Overshoot/Undershoot) or external oscillator input		OIN + 20% up to of signal period	V
CLKP, CLKM	Input ports for reference crystal	-0.5	2	V
Clamp current Input or Output Voltages 0.3 V above or below their respective power rails. Limit clamp current that flows through the internal diode protection cells of the I/O.		-20	20	mA
T _J	Operating junction temperature range	-40	125	°C
T _{STG}	Storage temperature range after soldered onto PC board	-55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011 ⁽²⁾	±500	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Power-On Hours (POH)(1)

JUNCTION TEMPERATURE (T _j)	OPERATING CONDITION	NOMINAL CVDD VOLTAGE (V)	POWER-ON HOURS [POH] (HOURS)
−40°C			600 (6%)
75°C	1000/ duty ovolo	4.2	2000 (20%)
95°C	100% duty cycle	1.2	6500 (65%)
125°C			900 (9%)

⁽¹⁾ This information is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI semiconductor products.

⁽²⁾ All voltage values are with respect to V_{SS}, unless otherwise noted.

⁽²⁾ Corner pins are rated as ±750 V



5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDDIN	1.2 V digital power supply	1.14	1.2	1.32	V
VIN_SRAM	1.2 V power rail for internal SRAM	1.14	1.2	1.32	V
VNWA	1.2 V power rail for SRAM array back bias	1.14	1.2	1.32	V
VIOIN	I/O supply (3.3 V or 1.8 V):	3.15	3.3	3.45	V
VIOIN	All CMOS I/Os would operate on this supply.	1.71	1.8	1.89	V
VIOIN_18	1.8 V supply for CMOS IO	1.71	1.8	1.9	V
VIN_18CLK	1.8 V supply for clock module	1.71	1.8	1.9	V
VIOIN_18DIFF	1.8 V supply for CSI2 port	1.71	1.8	1.9	V
VIN_13RF1	1.3 V Analog and RF supply. VIN_13RF1 and VIN_13RF2	4.00	4.0	1.26	V
VIN_13RF2	could be shorted on the board	1.23	1.3	1.36	V
VIN_13RF1 (1-V Internal LDO bypass mode)		0.95	1	1.05	V
VIN_13RF2 (1-V Internal LDO bypass mode)					•
VIN18BB	1.8-V Analog baseband power supply	1.71	1.8	1.9	V
VIN_18VCO	1.8V RF VCO supply	1.71	1.8	1.9	V
V	Voltage Input High (1.8 V mode)	1.17			V
V _{IH}	Voltage Input High (3.3 V mode)	2.25			V
V	Voltage Input Low (1.8 V mode)			0.3*VIOIN	V
V_{IL}	Voltage Input Low (3.3 V mode)			0.62	V
V _{OH}	High-level output threshold (I _{OH} = 6 mA)	VIOIN – 450			mV
V _{OL}	Low-level output threshold (I _{OL} = 6 mA)			450	mV
	V _{IL} (1.8V Mode)			0.2	
NRESET	V _{IH} (1.8V Mode)	0.96			V
SOP[2:0]	V _{IL} (3.3V Mode)			0.3	V
	V _{IH} (3.3V Mode)	1.57			

5.5 Power Supply Specifications

Table 5-1 describes the four rails from an external power supply block of the AWR1243 device.

Table 5-1. Power Supply Rails Characteristics

SUPPLY	DEVICE BLOCKS POWERED FROM THE SUPPLY	RELEVANT IOS IN THE DEVICE
1.8 V	Synthesizer and APLL VCOs, crystal oscillator, IF Amplifier stages, ADC, CSI2	Input: VIN_18VCO, VIN18CLK, VIN_18BB, VIOIN_18DIFF, VIOIN_18IO LDO Output: VOUT_14SYNTH, VOUT_14APLL
1.3 V (or 1 V in internal LDO bypass mode) (1)	Power Amplifier, Low Noise Amplifier, Mixers and LO Distribution	Input: VIN_13RF2, VIN_13RF1 LDO Output: VOUT_PA
3.3 V (or 1.8 V for 1.8 V I/O mode)	Digital I/Os	Input VIOIN
1.2 V	Core Digital and SRAMs	Input: VDDIN, VIN_SRAM

⁽¹⁾ Three simultaneous transmitter operation is supported only in 1-V LDO bypass and PA LDO disable mode. In this mode 1V supply needs to be fed on the VOUT PA pin.



The 1.3V (1.0V) and 1.8V power supply ripple specifications mentioned in Table 5-2 are defined to meet a target spur level of -105dBc (RF Pin = -15dBm) at the RX. The spur and ripple levels have a dB to dB relationship, for example, a 1dB increase in supply ripple leads to a \sim 1dB increase in spur level. Values quoted are rms levels for a sinusoidal input applied at the specified frequency.

Table 5-2. Ripple Specifications

	RF RAII	VCO/IF RAIL	
FREQUENCY (kHz)	1.0 V (INTERNAL LDO BYPASS) (μV _{RMS})	1.3 V (μV _{RMS})	1.8 V (μV _{RMS})
137.5	744	648	83
275	4	76	21
550	3	22	11
1100	2	4	6
2200	11	82	13
4400	13	93	19
6600	22	117	29

5.6 Power Consumption Summary

Table 5-3 and Table 5-4 summarize the power consumption at the power terminals.

Table 5-3. Maximum Current Ratings at Power Terminals

PARAMETER	SUPPLY NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
Current consumption	VDDIN, VIN_SRAM, VNWA	Total current drawn by all nodes driven by 1.2V rail			500	
	VIN_13RF1, VIN_13RF2	Total current drawn by all nodes driven by 1.3V (or 1V in LDO Bypass mode) rail when only 2 transmitters are used (1)	2000		mA	
	VIOIN_18, VIN_18CLK, VIOIN_18DIFF, VIN_18BB, VIN_18VCO	Total current drawn by all nodes driven by 1.8V rail			850	
	VIOIN	Total current drawn by all nodes driven by 3.3V rail			50	

^{(1) 3} Transmitters can simultaneously be deployed only in AWR1243P device with 1V / LDO bypass and PA LDO disable mode. In this mode 1V supply needs to be fed on the VOUT PA pin. In this case the peak 1V supply current goes up to 2500 mA.

Table 5-4. Average Power Consumption at Power Terminals

PARAMETER	CONI	DITION	DESCRIPTION	MIN	TYP	MAX	UNIT
Average power consumption	1.0-V internal	1TX, 4RX			1.62		
	LDO bypass mode	2TX, 4RX	Sampling: 16.66 MSps complex Transceiver, 40-ms frame time, 512 chirps, 512 samples/chirp, 8.5-µs interchirp time (50% duty cycle) Data Port: MIPI-CSI-2		1.79		
		3TX, 4RX			1.98		W
	1.3-V internal	1TX, 4RX			1.8		
	LDO enabled mode 2TX, 4RX	2TX, 4RX			2.01		



5.7 RF Specification

over recommended operating conditions and with run time calibrations enabled(unless otherwise noted)

Receiver Receiver 1-dB Maxir Gain Image A2D : A2D : Retur Gain Phase	se figure B compression point (Out Of Band) ⁽¹⁾ imum gain n range n step size ge Rejection Ratio (IMRR) andwidth ⁽²⁾ I sampling rate (real) I sampling rate (complex) I resolution	76 to 77 GHz 77 to 81 GHz		14 15 -8 48 24 2 30		dB dBm dB dB
Receiver 1-dB Maxir Gain Image IF bat A2D : A2D : Retur Gain Phase	andwidth (2) sampling rate (complex)	77 to 81 GHz		-8 48 24 2		dBm dB dB
Receiver Receiver Receiver Reserver Reserver Reserver Reserver Reserver Reserver Reserver Reserver Reserver Reserver	imum gain n range n step size ge Rejection Ratio (IMRR) andwidth (2) sampling rate (real)			48 24 2		dB dB dB
Receiver Receiver Return Gain A2D : A2D : Return Gain Phase	n range n step size ge Rejection Ratio (IMRR) andwidth (2) sampling rate (real) sampling rate (complex)			24		dB dB
Receiver Receiver Receiver A2D : A2D : Retur Gain Phase	n step size ge Rejection Ratio (IMRR) andwidth (2) sampling rate (real) sampling rate (complex)			2		dB
Receiver A2D : Return Gain Phase	ge Rejection Ratio (IMRR) andwidth ⁽²⁾ sampling rate (real) sampling rate (complex)					
Receiver A2D : Retur Gain Phase	andwidth ⁽²⁾ sampling rate (real) sampling rate (complex)			30		10
Receiver A2D : A2D : A2D : Retur Gain Phase	sampling rate (real) sampling rate (complex)					dB
Receiver A2D s A2D s Retur Gain Phase	sampling rate (complex)				15	MHz
Receiver A2D in Return Gain Phase					37.5	Msps
Retur Gain Phase	resolution				18.75	Msps
Gain Phase				12		Bits
Phase	urn loss (S11)			<-10		dB
	Gain mismatch variation (over temperature)			±0.5		dB
In-bai	Phase mismatch variation (over temperature)			±3		0
	and IIP2	RX gain = 30dB IF = 1.5, 2 MHz at -12 dBFS		16		dBm
Out-o	of-band IIP2	RX gain = 24dB IF = 10 kHz at -10dBm, 1.9 MHz at -30 dBm		24		dBm
Idle C	Idle Channel Spurs			-90		dBFS
_ Outpu	out power			12		dBm
Transmitter Ampli	olitude noise			-145		dBc/Hz
Frequ	Frequency range		76		81	GHz
Clock Ramp	np rate				100	MHz/µs
subsystem		76 to 77 GHz		-95		ID // I
Phase	se noise at 1-MHz offset	77 to 81 GHz		-93		dBc/Hz
	quency range		19		20.25	GHz
SYNC OUT Signal Output	out Power			7		dBm
(FM_CW_CL Retur	Return loss			-10		dB
KOUT and FM_CW_SY NCOUT) ⁽³⁾ Imped	edance			50		Ω
20 GHz Frequ	Frequency range		19		20.25	GHz
SYNC IN Input	t Power			1		dBm
signal (FM CW SY Retur	ırn loss			-10		dB
NOIN (4) (3)	Impedance			10	l	40

^{(1) 1-}dB Compression Point (Out Of Band) is measured by feed a Continuous wave Tone below the lowest HPF cut-off frequency (50 kHz).

Available HPF Corner Frequencies (kHz)

HPF1 HPF2

175, 235, 350, 700 350, 700, 1400, 2800

The filtering performed by the digital baseband chain is targeted to provide:

- Less than ±0.5 dB pass-band ripple/droop, and
- Better than 60 dB anti-aliasing attenuation for any frequency that can alias back into the pass-band.
- (3) Cascading feature is available only in AWR1243P variant.
- (4) Below +3dBm, there may be SNR degradation. Below -10dBm, there may be TX power level drop.

⁽²⁾ The analog IF stages include high-pass filtering, with two independently configurable first-order high-pass corner frequencies. The set of available HPF corners is summarized as follows:

Figure 5-1 shows variations of noise figure and in-band P1dB parameters with respect to receiver gain programmed.




Figure 5-1. Noise Figure, In-band P1dB vs Receiver Gain

5.8 Thermal Resistance Characteristics for FCBGA Package [ABL0161]⁽¹⁾


THERMAL I	THERMAL METRICS ⁽²⁾	
R⊕ _{JC}	Junction-to-case	4.92
$R\Theta_{JB}$	Junction-to-board	6.57
$R\Theta_{JA}$	Junction-to-free air	22.3
$R\Theta_{JMA}$	Junction-to-moving air	N/A ⁽¹⁾
Psi _{JT}	Junction-to-package top	4.92
Psi _{JB}	Junction-to-board	6.4

- (1) N/A = not applicable
- 2) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.
- (3) °C/W = degrees Celsius per watt.
- (4) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [RΘ_{JC}] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:
 - JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air)
 - JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
 - JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
 - JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements
 - A junction temperature of 125°C is assumed.

5.9 Timing and Switching Characteristics

5.9.1 Power Supply Sequencing and Reset Timing

The AWR1243 device expects all external voltage rails and SOP lines to be stable before reset is deasserted. Figure 5-2 describes the device wake-up sequence.



⁽¹⁾ MCU_CLK_OUT in autonomous mode, where AWR1243 application is booted from the serial flash, MCU_CLK_OUT is not enabled by default by the device bootloader.

Figure 5-2. Device Wake-up Sequence

5.9.2 Synchronized Frame Triggering

The AWR1243 device supports a hardware based mechanism to trigger radar frames. An external host can pulse the SYNC_IN signal to start radar frames. The typical time difference between the rising edge of the external pulse and the frame transmission on air (Tlag) is about 160 ns. There is also an additional programmable delay that the user can set to control the frame start time.

The periodicity of the external SYNC_IN pulse should be always greater than the programmed frame periodic in the frame configurations in all instances.






Figure 5-3. Sync In Hardware Trigger

Table 5-5. Frame Trigger Timing

PARAMETER	DESCRIPTION	MIN	MAX	UNIT
T _{active_frame}	Active frame duration	User defined		20
T _{pulse}		25	< T _{active_frame}	ns

5.9.3 Input Clocks and Oscillators

5.9.3.1 Clock Specifications

An external crystal is connected to the device pins. Figure 5-4 shows the crystal implementation.




Figure 5-4. Crystal Implementation

NOTE

The load capacitors, C_{11} and C_{12} in Figure 5-4, should be chosen such that Equation 1 is satisfied. C_L in the equation is the load specified by the crystal manufacturer. All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator CLKP and CLKM pins.Note that Cf1 and Cf2 include the parasitic capacitances due to PCB routing.

$$C_{L} = C_{f1} \times \frac{C_{f2}}{C_{f1} + C_{f2}} + C_{P}$$
(1)

Table 5-6 lists the electrical characteristics of the clock crystal.

Table 5-6. Crystal Electrical Characteristics (Oscillator Mode)

NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
f _P	Parallel resonance crystal frequency	40		MHz	
C _L	Crystal load capacitance	5	8	12	pF
ESR	Crystal ESR			50	Ω
Temperature range	Expected temperature range of operation	-40		150	°C
Frequency tolerance	Crystal frequency tolerance (1)(2)	-200		200	ppm
Drive level			50	200	μW

- (1) The crystal manufacturer's specification must satisfy this requirement.
- (2) Includes initial tolerance of the crystal, drift over temperature, aging and frequency pulling due to incorrect load capacitance.

In the case where an external clock is used as the clock resource, the signal is fed to the CLKP pin only; CLKM is grounded. The phase noise requirement is very important when a 40-MHz clock is fed externally. Table 5-7 lists the electrical characteristics of the external clock signal.

Table 5-7. External Clock Mode Specifications

PARAMETER		5	LINUT		
		MIN	TYP	MAX	UNIT
	Frequency		40		MHz
	AC-Amplitude	700		1200	mV (pp)
	DC-t _{rise/fall}			10	ns
Input Clock:	Phase Noise at 1 kHz			-132	dBc/Hz
External AC-coupled sine wave or DC-coupled square wave	Phase Noise at 10 kHz			-143	dBc/Hz
Phase Noise referred to 40 MHz	Phase Noise at 100 kHz			-152	dBc/Hz
	Phase Noise at 1 MHz			-153	dBc/Hz
	Duty Cycle	35		65	%
	Freq Tolerance	-50		50	ppm



5.9.4 Multibuffered / Standard Serial Peripheral Interface (MibSPI)

Peripheral Description 5.9.4.1

The MibSPI/SPI is a high-speed synchronous serial input/output port that allows a serial bit stream to be shifted into and out of the device at a programmed bit-transfer rate. The MibSPI/SPI is normally used for communication between the microcontroller and external peripherals or another microcontroller.

Table 5-9 and Table 5-10 assume the operating conditions stated in Table 5-8. Table 5-9, Table 5-10, and Figure 5-5 describe the timing and switching characteristics of the MibSPI.

Table 5-8. SPI Timing Conditions

		MIN	TYP MAX	UNIT		
Input Cond	Input Conditions					
t_R	Input rise time	1	3	ns		
t _F	Input fall time	1	3	ns		
Output Co	Output Conditions					
C _{LOAD}	Output load capacitance	2	15	pF		

Table 5-9. SPI Slave Mode Switching Parameters (SPICLK = input, SPISIMO = input, and SPISOMI = output) $^{(1)(2)(3)}$

NO.		PARAMETER	MIN	TYP	MAX	UNIT
1	t _{c(SPC)S}	Cycle time, SPICLK ⁽⁴⁾	25			ns
2 ⁽⁵⁾	t _{w(SPCH)S}	Pulse duration, SPICLK high (clock polarity = 0)	10			20
2. /	t _{w(SPCL)S}	Pulse duration, SPICLK low (clock polarity = 1)	10			ns
3 ⁽⁵⁾	t _{w(SPCL)S}	Pulse duration, SPICLK low (clock polarity = 0)	10			ns
3.7	t _{w(SPCH)S}	Pulse duration, SPICLK high (clock polarity = 1)	10			
4 ⁽⁵⁾	t _{d(SPCH-SOMI)S}	Delay time, SPISOMI valid after SPICLK high (clock polarity = 0)			10	ns
4	t _{d(SPCL-SOMI)S}	Delay time, SPISOMI valid after SPICLK low (clock polarity = 1)			10	
5 ⁽⁵⁾	t _{h(SPCH-SOMI)S}	Hold time, SPISOMI data valid after SPICLK high (clock polarity = 0)	2			
5 *'/	t _{h(SPCL-SOMI)S}	Hold time, SPISOMI data valid after SPICLK low (clock polarity = 1)	2			ns
4 ⁽⁵⁾	t _d (SPCH-SOMI)S	Delay time, SPISOMI valid after SPICLK high (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1)			10	
4(-)	t _d (SPCL-SOMI)S	Delay time, SPISOMI valid after SPICLK low (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1)			10	ns
5 ⁽⁵⁾	t _h (SPCH-SOMI)S	Hold time, SPISOMI data valid after SPICLK high (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1)	2			
3 *'	t _{h(SPCL-SOMI)S}	Hold time, SPISOMI data valid after SPICLK low (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1)	2			ns

The MASTER bit (SPIGCRx.0) is cleared (where x = 0 or 1).

The CLOCK PHASE bit (SPIFMTx.16) is either cleared or set for CLOCK PHASE = 0 or CLOCK PHASE = 1 respectively.

⁽³⁾

 $t_{c(MSS_VCLK)}$ = master subsystem clock time = 1 / $f_{(MSS_VCLK)}$. For more details, see the Technical Reference Manual. When the SPI is in Slave mode, the following must be true: For PS values from 1 to 255: $t_{c(SPC)S} \ge (PS + 1)t_{c(MSS_VCLK)} \ge 25$ ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits. For PS values of 0: $t_{c(SPC)S} = 2t_{c(MSS_VCLK)} \ge 25$ ns. The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).



Table 5-10. SPI Slave Mode Timing Requirements (SPICLK = input, SPISIMO = input, and SPISOMI = output)

NO.			MIN	TYP	MAX	UNIT	
6 ⁽¹⁾	t _{su(SIMO-SPCL)S}	Setup time, SPISIMO before SPICLK low (clock polarity = 0)	3			ne	
	t _{su(SIMO-SPCH)S}	Setup time, SPISIMO before SPICLK high (clock polarity = 1)	3		ns		
7 ⁽¹⁾	t _{h(SPCL-SIMO)S}	Hold time, SPISIMO data valid after SPICLK low (clock polarity = 0)	0		20		
	t _{h(SPCL-SIMO)S}	Hold time, SPISIMO data valid after SPICLK low (clock polarity = 1)	0			ns	
6 ⁽¹⁾	t _{su(SIMO-SPCL)S}	Setup time, SPISIMO before SPICLK low (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1)	3			ns	
	t _{su(SIMO-SPCH)S}	Setup time, SPISIMO before SPICLK high (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1)	3				
7 ⁽¹⁾	t _{h(SPCL-SIMO)S}	Hold time, SPISIMO data valid after SPICLK low (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1)	1	1		20	
	t _{h(SPCL-SIMO)S}	Hold time, SPISIMO data valid after SPICLK high (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1)	1			ns	

(1) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).




Figure 5-5. SPI Slave Mode External Timing

5.9.4.2 Typical Interface Protocol Diagram (Slave Mode)

- 1. Host should ensure that there is a delay of at least two SPI clocks between CS going low and start of SPI clock.
- 2. Host should ensure that CS is toggled for every 16 bits of transfer through SPI.

Figure 5-6 shows the SPI communication timing of the typical interface protocol.




Figure 5-6. SPI Communication



5.9.5 LVDS Interface Configuration

The AWR1243 supports seven differential LVDS IOs/Lanes to support debug where raw ADC data could be extracted. The lane configuration supported is four Data lanes (LVDS_TXP/M), one Bit Clock lane (LVDS_CLKP/M) one Frame clock lane (LVDS_FRCLKP/M). The LVDS interface supports the following data rates:

- 900 Mbps (450 MHz DDR Clock)
- 600 Mbps (300 MHz DDR Clock)
- 450 Mbps (225 MHz DDR Clock)
- 400 Mbps (200 MHz DDR Clock)
- 300 Mbps (150 MHz DDR Clock)
- 225 Mbps (112.5 MHz DDR Clock)
- 150 Mbps (75 MHz DDR Clock)

Note that the bit clock is in DDR format and hence the numbers of toggles in the clock is equivalent to data.




Figure 5-7. LVDS Interface Lane Configuration And Relative Timings

5.9.5.1 LVDS Interface Timings




Figure 5-8. Timing Parameters



Table 5-11. LVDS Electrical Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
Duty Cycle Requirements	max 1 pF lumped capacitive load on LVDS lanes	48%	52%	
Output Differential Voltage	peak-to-peak single-ended with 100 Ω resistive load between differential pairs	250	450	mV
Output Offset Voltage		1125	1275	mV
Trise and Tfall	20%-80%, 900 Mbps		330	ps
Jitter (pk-pk)	900 Mbps		80	ps



5.9.6 General-Purpose Input/Output

Table 5-12 lists the switching characteristics of output timing relative to load capacitance.

Table 5-12. Switching Characteristics for Output Timing versus Load Capacitance $(C_L)^{(1)(2)}$

PARAMETER		TEST CONDITIONS		VIOIN = 1.8V	VIOIN = 3.3V	UNIT
t _r	Max rise time	Slew control = 0	C _L = 20 pF	2.8	3.0	
			$C_L = 50 pF$	6.4	6.9	ns
			C _L = 75 pF	9.4	10.2	
	Max fall time		C _L = 20 pF	2.8	2.8	ns
t _f			C _L = 50 pF	6.4	6.6	
			C _L = 75 pF	9.4	9.8	
t _r	Max rise time	Slew control = 1	C _L = 20 pF	3.3	3.3	ns
			$C_L = 50 pF$	6.7	7.2	
			C _L = 75 pF	9.6	10.5	
t _f	Max fall time		C _L = 20 pF	3.1	3.1	ns
			$C_L = 50 pF$	6.6	6.6	
			C _L = 75 pF	9.6	9.6	

⁽¹⁾ Slew control, which is configured by PADxx_CFG_REG, changes behavior of the output driver (faster or slower output slew rate).

⁽²⁾ The rise/fall time is measured as the time taken by the signal to transition from 10% and 90% of VIOIN voltage.



5.9.7 Camera Serial Interface (CSI)

The CSI is a MIPI D-PHY compliant interface for connecting this device to a camera receiver module. This interface is made of four differential lanes; each lane is configurable for carrying data or clock. The polarity of each wire of a lane is also configurable. Table 5-13, Figure 5-9, Figure 5-10, and Figure 5-11 describe the clock and data timing of the CSI. The clock is always ON once the CSI IP is enabled. Hence it remains in HS mode.

Table 5-13. CSI Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	MIN	TYP MAX	UNIT		
HPTX					
HSTX _{DBR}	Data bit rate ((1/2/4 data lane PHY)	150	600	Mbps
f _{CLK}	DDR clock frequency ((1/2/4 data lane PHY)	75	300	MHz
$\Delta_{\text{VCMTX(LF)}}$	Common-level variation		-50	50	mV
t_R and t_F	20% to 80% rise time and fall time		0.3	UI	
LPTX DRIVER					
t _{EOT}	Time from start of THS-TRAIL period to st		105 + 12*UI	ns	
DATA-CLOCK Timing Spec	ification	·			
UINOM	Nominal Unit Interval		1.67	13.33	ns
UIINST,MIN	Minimum instantaneous Unit Interval		1.131		ns
TSKEW[TX]	Data to clock skew measured at transmitte	-0.15	0.15	UIINST, MIN	
CSI2 TIMING SPECIFICAT	ION				
T _{CLK-PRE}	Time that the HS clock shall be driven by any associated data lane beginning the tramode.	8		ns	
T _{CLK-PREPARE}	Time that the transmitter drives the clock immediately before the HS-0 line state state transmission.	38	95	ns	
T _{CLK-PREPARE} + T _{CLK-ZERO}	T _{CLK-PREPARE} + time that the transmitter d before starting the clock.	300		ns	
T _{EOT}	Transmitted time interval from the start of to the start of the LP-11 state following a large		105 ns + 12*UI	ns	
T _{HS-PREPARE}	Time that the transmitter drives the data la immediately before the HS-0 line state stat transmission	40 + 4*UI	85 + 6*UI	ns	
T _{HS-PREPARE} + T _{HS-ZERO}	T _{HS-PREPARE} + time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.		145 ns + 10*UI		ns
T _{HS-EXIT}	Time that the transmitter drives LP-11 following a HS burst.		100		ns
T _{HS-TRAIL}	Time that the transmitter drives the flipped last payload data bit of a HS transmission	max(8*UI, 60 ns + 4*UI)		ns	
T _{LPX}	Transmitted length of any low-power state	50		ns	




Figure 5-9. Clock and Data Timing in HS Transmission







Figure 5-10. High-Speed Data Transmission Burst



(1) The HS to LP transition of the CLK does not actually take place since the CLK is always ON in HS mode.

Figure 5-11. Switching the Clock Lane Between Clock Transmission and Low-Power Mode




6 Detailed Description

6.1 Overview

The AWR1243 device is a single-chip highly integrated 77-GHz transceiver and front end that includes three transmit and four receive chains. The device can be used in long-range automotive radar applications such as automatic emergency braking and automatic adaptive cruise control. The AWR1243 has extremely small form factor and provides ultra-high resolution with very low power consumption. This device, when used with the TDA3X or TD2X, offers higher levels of performance and flexibility through a programmable digital signal processor (DSP); thus addressing the standard short-, mid-, and long-range automotive radar applications.

6.2 Functional Block Diagram



- (1) Phase Shift Control:
 - 0° / 180° BPM for AWR1243
 - $\bullet~~0^{o}\,/\,180^{o}$ BPM and 5.625^{o} resolution control option for AWR1243P

6.3 Subsystems



6.3.1 RF and Analog Subsystem

The RF and analog subsystem includes the RF and analog circuitry – namely, the synthesizer, PA, LNA, mixer, IF, and ADC. This subsystem also includes the crystal oscillator and temperature sensors. The three transmit channels can be operated simultaneously for transmit beamforming purpose as required; whereas the four receive channels can all be operated simultaneously.

Please note that AWR1243 device supports simultaneous operation of 2 transmitters and AWR1243P device supports simultaneous operation of 3 transmitters.


6.3.1.1 Clock Subsystem

The AWR1243 clock subsystem generates 76 to 81 GHz from an input reference of 40-MHz crystal. It has a built-in oscillator circuit followed by a clean-up PLL and a RF synthesizer circuit. The output of the RF synthesizer is then processed by an X4 multiplier to create the required frequency in the 76 to 81 GHz spectrum. The RF synthesizer output is modulated by the timing engine block to create the required waveforms for effective sensor operation.

The output of the RF synthesizer is available at the device pin boundary for multichip cascaded configuration. The clean-up PLL also provides a reference clock for the host processor after system wakeup.

The clock subsystem also has built-in mechanisms for detecting the presence of a crystal and monitoring the quality of the generated clock.

Figure 6-1 describes the clock subsystem.



^{*} These pins are 20GHz LO input pins. Connect LO to one pin while grounding the other pin.

Figure 6-1. Clock Subsystem



6.3.1.2 Transmit Subsystem

The AWR1243 transmit subsystem consists of three parallel transmit chains, each with independent phase and amplitude control. A maximum of two transmit chains can be operational at the same time (while all three can be used simultaneously for AWR1243P). However all three chains can be operated together in a time-multiplexed fashion. The device supports binary phase modulation for MIMO radar and interference mitigation. For AWR1243P, additional phase shifters are associated with Tx channels, and these can programmed on a per chirp basis.

Each transmit chain can deliver a maximum of 12 dBm at the antenna port on the PCB. The transmit chains also support programmable backoff for system optimization.

Figure 6-2 describes the transmit subsystem.




Figure 6-2. Transmit Subsystem (Per Channel)

6.3.1.3 Receive Subsystem

The AWR1243 receive subsystem consists of four parallel channels. A single receive channel consists of an LNA, mixer, IF filtering, A2D conversion, and decimation. All four receive channels can be operational at the same time an individual power-down option is also available for system optimization.

Unlike conventional real-only receivers, the AWR1243 device supports a complex baseband architecture, which uses quadrature mixer and dual IF and ADC chains to provide complex I and Q outputs for each receiver channel. The AWR1243 is targeted for fast chirp systems. The band-pass IF chain has configurable lower cutoff frequencies above 175 kHz and can support bandwidths up to 15 MHz.

Figure 6-3 describes the receive subsystem.




Figure 6-3. Receive Subsystem (Per Channel)



6.3.2 Host Interface

The AWR1243 device communicates with the host radar processor over the following main interfaces:


- Reference Clock Reference clock available for host processor after device wakeup
- Control 4-port standard SPI (slave) for host control along with HOST INTR pin for async events. . All radio control commands (and response) flow through this interface.
- Data High-speed serial port following the MIPI CSI2 format. Four data and one clock lane (all differential). Data from different receive channels can be multiplexed on a single data lane to optimize board routing. This is a unidirectional interface used for data transfer only.
- Reset Active-low reset for device wakeup from host
- Out-of-band interrupt
- Error Used for notifying the host in case the radio controller detects a fault

6.4 Other Subsystems

6.4.1 A2D Data Format Over CSI2 Interface

The AWR1243 device uses MIPI D-PHY / CSI2-based format to transfer the raw A2D samples to the external MCU. This is shown in Figure 6-4.

- Supports four data lanes
- CSI-2 data rate scalable from 150 Mbps to 600 Mbps per lane
- · Virtual channel based
- CRC generation



Frame Start – CSi2 VSYNC Start Short Packet Line Start – CSI2 HSYNC Start Short Packet Line End – CSI2 HSYNC End Short Packet Frame End – CSi2 VSYNC End Short Packet

Figure 6-4. CSI-2 Transmission Format



The data payload is constructed with the following three types of information:

- Chirp profile information
- · The actual chirp number
- · A2D data corresponding to chirps of all four channels
 - Interleaved fashion
- Chirp quality data (configurable)

The payload is then split across the four physical data lanes and transmitted to the receiving D-PHY. The data packet packing format is shown in Figure 6-5




Figure 6-5. Data Packet Packing Format for 12-Bit Complex Configuration



7 Applications, Implementation, and Layout


NOTE

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

7.1 Application Information

A typical application addresses the standard short-, mid-, long-range, and high-performance imaging radar applications with this radar front end and external programmable MCU. Figure 7-1 shows a short-, medium-, or long-range radar application.

7.2 Short-, Medium-, and Long-Range Radar



Copyright © 2017, Texas Instruments Incorporated

Figure 7-1. Short-, Medium-, and Long-Range Radar

7.3 Imaging Radar using Cascade Configuration




Figure 7-2. Imaging Radar using Cascade Configuration

7.4 Reference Schematic

Figure 7-3 shows the reference schematic for the AWR1243 device.

Submit Documentation Feedback Product Folder Links: AWR1243






Figure 7-3. AWR1243 Reference Schematic

7.5 Layout

The top layer routing, top layer closeup, and bottom layer routing are shown in Figure 7-4, Figure 7-5, and Figure 7-6, respectively.



7.5.1 Layout Guidelines




Figure 7-4. Top Layer Routing




Figure 7-5. Top Layer Routing Closeup

Submit Documentation Feedback Product Folder Links: AWR1243






Figure 7-6. Bottom Layer Routing



7.5.2 Stackup Details

Layer		Stack up	Description	Туре	Base Thickness	Processed Thickness	εr	Copper Coverage
1 2			Rogers 4835 4mil coreH/1 Low Pro	Rogers 4835	0.689 4.000 1.260	2.067 4.000 1.260	3.480	100.000 73.000
			Iteq IT180A Prepreg 1080 Iteq IT180A Prepreg 1080	Dielectric Dielectric	4.195 4.195	2.830 2.830	3.700 3.700	
3	56.21		Iteq IT 180A 28 mil core 1/1	FR4	1.260 28.000 1.260	1.260 28.000 1.260	4.280	69.000 48.000
			Iteq IT180A Prepreg 1080 Iteq IT180A Prepreg 1080	Dielectric Dielectric	4.195 4.195	2.691 2.691	3.700 3.700	
5 6			Iteq IT180A 4 mil core 1/H	FR4	1.260 4.000 0.689	1.260 4.000 2.067	3.790	72.000 100.000

Submit Documentation Feedback
Product Folder Links: AWR1243



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions follow.

8.1 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, *AWR1243*). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

X Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.

Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

null Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

TMDX Development-support product that has not yet completed Texas Instruments internal

qualification testing.

TMDS Fully-qualified development-support product.

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, ABL0161), the temperature range (for example, blank is the default commercial temperature range). Figure 8-1 provides a legend for reading the complete device name for any AWR1243 device.

For orderable part numbers of *AWR1243* devices in the ABL0161 package types, see the Package Option Addendum of this document, the TI website (www.ti.com), or contact your TI sales representative.

For additional description of the device nomenclature markings on the die, see the *AWR1243 Device Errata Silicon Revision 1.0 and 2.0.*






Figure 8-1. Device Nomenclature

8.2 Tools and Software

Development Tools

AWR1243 Cascade Application Note Describes TI's cascaded mmWave radar system.

Models

AWR1243 BSDL Model Boundary scan database of testable input and output pins for IEEE 1149.1 of the specific device.

AWR1x43 IBIS Model IO buffer information model for the IO buffers of the device. For simulation on a circuit board, see IBIS Open Forum.

AWR1243 Checklist for Schematic Review, Layout Review, Bringup/Wakeup A set of steps in spreadsheet form to select system functions and pinmux options. Specific EVM schematic and layout notes to apply to customer engineering. A bringup checklist is suggested for customers.

8.3 Documentation Support

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com (AWR1243). In the upper right corner, click the "Alert me" button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

The current documentation that describes the DSP, related peripherals, and other technical collateral follows.

Errata

AWR1243 Device Errata Describes known advisories, limitations, and cautions on silicon and provides workarounds.



8.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community The TI engineer-to-engineer (E2E) community was created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

TI Embedded Processors Wiki Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

8.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.7 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

8.8 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

www.ti.com

9 Mechanical, Packaging, and Orderable Information

9.1 Packaging Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

CAUTION

The following package information is subject to change without notice.





30-Nov-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
AWR1243FBIGABLQ1	ACTIVE	FC/CSP	ABL	161	1	Green (RoHS & no Sb/Br)	Call TI SNAGCU	Level-3-260C-168 HR	-40 to 125	AWR1243 IG 964FC C ABL G1	Samples
AWR1243FBIGABLRQ1	ACTIVE	FC/CSP	ABL	161	1000	Green (RoHS & no Sb/Br)	Call TI SNAGCU	Level-3-260C-168 HR	-40 to 125	AWR1243 IG 964FC C ABL G1	Samples
X1243BIGABL	ACTIVE	FC/CSP	ABL	161	1	TBD	Call TI	Call TI	-40 to 125		Samples
XA1243FPBGABL	ACTIVE	FC/CSP	ABL	161	1	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

30-Nov-2018


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PLASTIC BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).



PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated