

0.5 dB LSB, 6-Bit, Silicon Digital Attenuator, 100 MHz to 40 GHz

FEATURES

Ultrawideband frequency range: 100 MHz to 40 GHz Attenuation range: 0.5 dB steps to 31.5 dB Low insertion loss with impedance match 2.1 dB up to 18 GHz 2.9 dB up to 26 GHz 4.8 dB up to 40 GHz Attenuation accuracy with impedance match ±(0.10 + 1.0% of attenuation state) up to 18 GHz ±(0.15 + 0.8% of attenuation state) up to 26 GHz ±(0.35 + 2.5% of attenuation state) up to 40 GHz Typical step error with impedance match ±0.18 dB up to 18 GHz ±0.23 dB up to 26 GHz ±0.51 dB up to 40 GHz High input linearity P0.1dB insertion loss state: 30 dBm P0.1dB other attenuation states: 27 dBm IP3: 50 dBm typical High RF input power handling: 27 dBm average, 30 dBm peak Tight distribution in relative phase No low frequency spurious signals SPI and parallel mode control, CMOS/LVTTL compatible RF settling time (0.1 dB of final RF output): 250 ns 24-terminal, 4 mm × 4 mm LGA package Pin compatible wit[h ADRF5720,](http://www.analog.com/ADRF5720?doc=ADRF5730.pdf) low frequency cutoff version

APPLICATIONS

Industrial scanners Test and instrumentation Cellular infrastructure: 5G millimeter wave Military radios, radars, electronic counter measures (ECMs) Microwave radios and very small aperture terminals (VSATs)

GENERAL DESCRIPTION

The ADRF5730 is a silicon, 6-bit digital attenuator with 31.5 dB attenuation control range in 0.5 dB steps.

This device operates from 100 MHz to 40 GHz with better than 4.8 dB of insertion loss and excellent attenuation accuracy. The ADRF5730 has a radio frequency (RF) input power handling capability of 27 dBm average and 30 dBm peak for all states.

The ADRF5730 requires a dual supply voltage of +3.3 V and −3.3 V. The device features serial peripheral interface (SPI), parallel mode control, and complementary metal-oxide semiconductor (CMOS)-/low voltage transistor to transistor logic (LVTTL) compatible controls.

Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADRF5730.pdf&product=ADRF5730&rev=0)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other **rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

Data Sheet **[ADRF5730](http://www.analog.com/ADRF5730?doc=ADRF5730.pdf)**

FUNCTIONAL BLOCK DIAGRAM

The ADRF5730 is pin-compatible with th[e ADRF5720](http://www.analog.com/adrf5720?doc=adrf5730.pdf) low frequency cutoff version, which operates from 9 kHz to 40 GHz.

The ADRF5730 RF ports are designed to match a characteristic impedance of 50 Ω. For wideband applications, impedance matching on the RF transmission lines can further optimize high frequency insertion loss, return loss, and attenuation accuracy characteristics. Refer to th[e Electrical Specifications](#page-2-0) section, the [Typical Performance Characteristics](#page-7-0) section, and th[e Applications](#page-15-0) [Information](#page-15-0) section for more details.

The ADRF5730 comes in a 24-terminal, $4 \text{ mm} \times 4 \text{ mm}$, RoHScompliant, land grid array (LGA) package and operates from −40°C to +105°C.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2018 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

TABLE OF CONTENTS

REVISION HISTORY

7/2018-Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL SPECIFICATIONS

 V_{DD} = 3.3 V, V_{SS} = -3.3 V, digital voltages = 0 V or V_{DD} , case temperature (T_{CASE}) = 25°C, and 50 Ω system, unless otherwise noted.

[ADRF5730](http://www.analog.com/ADRF5730?doc=ADRF5730.pdf) Data Sheet

Data Sheet **[ADRF5730](http://www.analog.com/ADRF5730?doc=ADRF5730.pdf)**

¹ Input linearity performance degrades over frequency, se[e Figure 30](#page-11-1) an[d Figure 31.](#page-11-2)

 2 The D3/SEROUT pin is an input in parallel control mode and an output in serial control mode. Se[e Table 5](#page-6-2) for the pin function descriptions.

³ For power derating over frequency, se[e Figure 2](#page-5-4) t[o Figure 3.](#page-5-5) Applicable for all ATTIN and ATTOUT power specifications.

⁴ For 105°C operation, the power handling degrades from the $T_{\text{CASE}} = 85$ °C specifications by 3 dB.

TIMING SPECIFICATIONS

See [Figure 34,](#page-14-1) [Figure 35,](#page-14-2) an[d Figure 36](#page-14-3) for the timing diagrams.

Table 2.

ABSOLUTE MAXIMUM RATINGS

Table 3.

¹ For power derating over frequency, se[e Figure 2](#page-5-4) and [Figure 3.](#page-5-5) Applicable for all ATTIN and ATTOUT power specifications.

² For 105°C operation, the power handling degrades from the T_{CASE} = 85°C specifications by 3 dB.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 θ _{JC} is the junction to case bottom (channel to package bottom) thermal resistance.

Table 4. Thermal Resistance

POWER DERATING CURVES

Figure 2. Power Derating vs. Frequency, Low Frequency Detail, T_{CASE} = 85°C

Figure 3. Power Derating vs. Frequency, High Frequency Detail, T_{CASE} = 85°C

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 4. Pin Configuration

15958-004

15958-004

INTERFACE SCHEMATICS

Figure 5. Digital Input Interface (LE, PS, D3/SEROUT, D4/SERIN, D5/CLK)

Figure 6. ATTIN and ATTOUT Interface

Figure 7. Digital Input Interface (D0, D1, D2)

TYPICAL PERFORMANCE CHARACTERISTICS

INSERTION LOSS, RETURN LOSS, STATE ERROR, STEP ERROR, AND RELATIVE PHASE

 $V_{DD} = 3.3$ V, $V_{SS} = -3.3$ V, digital voltages = 0 V or V_{DD} , T_{CASE} = 25°C, and a 50 Ω system, unless otherwise noted. Measured on probe matrix board using ground signal ground (GSG) probes close to the RF pins. See the [Applications Information](#page-15-0) section for details on evaluation and probe matrix boards.

Figure 8. Insertion Loss vs. Frequency over Temperature with Impedance Match

Figure 9. Normalized Attenuation vs. Frequency for All States at Room Temperature, with Impedance Match

Figure 10. Input Return Loss vs. Frequency (Major States Only) with Impedance *Match*

Figure 11. Insertion Loss vs. Frequency over TemperatureWithout Impedance Match

Figure 12. Normalized Attenuation vs. Frequency forAll States at Room TemperatureWithout Impedance Match

Figure 13. Input Return Loss vs. Frequency (Major States Only) Without Impedance Match

0 –5 –10 OUTPUT RETURN LOSS (dB) OUTPUT RETURN LOSS (dB) –15 –20 –25 –30 –35 –40 STATE 0dB STATE 0.5dB STATE 1dB STATE 2dB –45 STATE 4dB STATE 8dB STATE 31.5dB STATE 16dB –50 15958-014 5958-01 **0 5 10 15 20 25 30 35 40 45 FREQUENCY (GHz)**

Figure 14. Output Return Loss vs. Frequency (Major States Only) with Impedance Match

Figure 15. Step Error vs. Frequency (Major States Only) with Impedance Match

Figure 16. Step Error vs. Attenuation State over Frequency with Impedance Match

Figure 17. Output Return Loss vs. Frequency (Major States Only) Without Impedance Match

Figure 18. Step Error vs. Frequency (Major States Only) Without Impedance Match

Figure 19. Step Error vs. Attenuation State over Frequency Without Impedance Match

Rev. 0 | Page 9 of 19

Data Sheet **[ADRF5730](http://www.analog.com/ADRF5730?doc=ADRF5730.pdf)**

Figure 20. State Error vs. Frequency (Major States Only) with Impedance Match

Figure 21. State Error vs. Attenuation State over Frequency with Impedance Match

Figure 22. Relative Phase vs. Frequency (Major States Only) with Impedance Match

Figure 23. State Error vs. Frequency (Major States Only) Without Impedance Match

Figure 24. State Error vs. Attenuation State over Frequency Without Impedance Match

Figure 25. Relative Phase vs. Frequency (Major States Only) Without Impedance Match

Data Sheet **[ADRF5730](http://www.analog.com/ADRF5730?doc=ADRF5730.pdf)**

Figure 26. Relative Phase vs. Attenuation State over Frequency with Impedance Match

Figure 27. Relative Phase vs. Attenuation State over Frequency Without Impedance Match

[ADRF5730](http://www.analog.com/ADRF5730?doc=ADRF5730.pdf) Data Sheet

INPUT POWER COMPRESSION AND THIRD-ORDER INTERCEPT

Figure 28. Input P0.1dB vs. Frequency (Major States Only)

Figure 29. Input IP3 vs. Frequency (Major States Only)

Figure 30. Input P0.1dB vs. Frequency (Major States Only), Low Frequency Detail

Figure 31. Input IP3 vs. Frequency (Major States Only), Low Frequency Detail

THEORY OF OPERATION

The ADRF5730 incorporates a 6-bit fixed attenuator array that offers an attenuation range of 31.5 dB in 0.5 dB steps. An integrated driver provides both serial and parallel mode control of the attenuator array (se[e Figure 32\)](#page-13-2).

Note that when referring to a single function of a multifunction pin in this section, only the portion of the pin name that is relevant is mentioned. For full pin names of the multifunction pins, refer to th[e Pin Configuration and Function Descriptions](#page-6-0) section.

POWER SUPPLY

The ADRF5730 requires a positive supply voltage applied to the VDD pin and a negative supply voltage applied to the VSS pin. Bypassing capacitors are recommended on the supply lines to filter high frequency noise.

The power-up sequence is as follows:

- 1. Connect GND.
- 2. Power up VDD.
- 3. Power up VSS.
- 4. Apply the digital control inputs. The relative order of the digital control inputs is not important. However, powering the digital control inputs before the VDD supply can inadvertently forward bias and damage the internal ESD protection structures.
- 5. Apply an RF input signal to ATTIN or ATTOUT.

The power-down sequence is the reverse order of the power-up sequence.

Table 7. Truth Table

RF INPUT AND OUTPUT

Both RF ports (ATTIN and ATTOUT) are dc-coupled to 0 V. No dc blocking is required at the RF ports when the RF line potential is equal to 0 V.

The RF ports are internally matched to 50 Ω . Therefore, external matching components are not required. For wideband applications, use impedance matching to improve insertion loss, return loss, and attenuation accuracy performance at high frequencies. See the [Impedance Matching](#page-17-3) section.

The ADRF5730 supports bidirectional operation at a lower power level. The power handling of the ATTIN and ATTOUT ports are different. Therefore, the bidirectional power handling is defined by the ATTOUT port. Refer to the RF input power specifications i[n Table 1.](#page-2-2)

SERIAL OR PARALLEL MODE SELECTION

The ADRF5730 can be controlled in either serial or parallel mode by setting the PS pin to high or low, respectively (se[e Table 6\)](#page-12-4).

Table 6. Mode Selection

¹ Any combination of the control voltage input states shown in [Table 7](#page-12-5) provides an attenuation equal to the sum of the bits selected.

additional and the contract of the contract of

Figure 32. Simplified Circuit Diagram

SERIAL MODE INTERFACE

The ADRF5730 supports a 3-wire SPI: serial data input (SERIN), clock (CLK), and latch enable (LE). The serial control interface is activated when PS is set to high.

The ADRF5730 attenuation states can be controlled using 6-bit or 8-bit SERIN data. If an 8-bit word is used to control the state of the attenuator, the first two bits, D7 and D6, are don't care bits. It does not matter if these two bits are held low or high, or if they are omitted altogether. Only Bits[D0:D5] set the state of the attenuator.

In serial mode, the SERIN data is clocked most significant bit (MSB) first on the rising CLK edges into the shift register. Then, LE must be toggled high to latch the new attenuation state into the device. LE must be set to low to clock new SERIN data into the shift register as CLK is masked to prevent the attenuator value from changing if LE is kept high. Se[e Figure 34](#page-14-1) in conjunction with [Table 2](#page-4-2) an[d Table 7.](#page-12-5)

USING SEROUT

The ADRF5730 also features a serial data output, SEROUT. SEROUT outputs the serial input data at the 8th clock cycle, and can control a cascaded attenuator using a single SPI bus[. Figure 35](#page-14-2) shows the serial out timing diagram.

When using the attenuator in a daisy-chain operation, 8-bit SERIN data must be used due to the 8 clock cycle delay between SERIN and SEROUT.

It is optional to use a 1 k Ω resistor between SEROUT on the first attenuator and SERIN of the next attenuator to filter the signal (se[e Figure 33\)](#page-13-3).

Figure 33. Using a Resistor on SEROUT

Data Sheet **[ADRF5730](http://www.analog.com/ADRF5730?doc=ADRF5730.pdf)**

Figure 35. Serial Output Timing Diagram

PARALLEL MODE INTERFACE

The ADRF5730 has six digital control inputs, D0 (LSB) to D5 (MSB), to select the desired attenuation state in parallel mode, as shown in [Table 7.](#page-12-5) The parallel control interface is activated when PS is set to low.

There are two modes of parallel operation: direct parallel and latched parallel.

Direct Parallel Mode

To enable direct parallel mode, the LE pin must be kept high. The attenuation state is changed by the control voltage inputs (D0 to D5) directly. This mode is ideal for manual control of the attenuator.

Latched Parallel Mode

To enable latched parallel mode, the LE pin must be kept low when changing the control voltage inputs (D0 to D5) to set the attenuation state. When the desired state is set, LE must be toggled high to transfer the 6-bit data to the bypass switches of the attenuator array, and then toggled low to latch the change into the device until the next desired attenuation change (see [Figure 36](#page-14-3) in conjunction with [Table 2\)](#page-4-2).

Figure 36. Latched Parallel Mode Timing Diagram

APPLICATIONS INFORMATION **EVALUATION BOARD**

The [ADRF5730-EVALZ](http://www.analog.com/EVAL-ADRF5730?doc=ADRF5730.pdf) is a 4-layer evaluation board. The top and bottom copper layer are 0.5 oz (0.7 mil) plated to 1.5 oz (2.2 mil) and are separated by dielectric materials. The stackup for this evaluation board is shown i[n Figure 37.](#page-15-2)

All RF and dc traces are routed on the top copper layer, whereas the inner and bottom layers are grounded planes that provide a solid ground for the RF transmission lines. The top dielectric material is 12 mil Rogers RO4003, offering optimal high frequency performance. The middle and bottom dielectric materials provide mechanical strength. The overall board thickness is 62 mil, which allows 2.4 mm RF launchers to be connected at the board edges.

Figure 38. Evaluation Board, Top View

The RF transmission lines are designed using a coplanar waveguide (CPWG) model, with a trace width of 16 mil and ground clearance of 6 mil to have a characteristic impedance of 50 $Ω$. For optimal RF and thermal grounding, as many through vias as possible are arranged around transmission lines and under the exposed pad of the package.

The [ADRF5730-EVALZ](http://www.analog.com/EVAL-ADRF5730?doc=ADRF5730.pdf) does not have high frequency impedance matching implemented on the RF transmission lines. For more details on the impedance matched circuit, refer to the [Impedance Matching](#page-17-3) portion of th[e Probe Matrix Board](#page-17-0) section.

Thru calibration can be used to calibrate out the board loss effects from th[e ADRF5730-EVALZ](http://www.analog.com/EVAL-ADRF5730?doc=ADRF5730.pdf) evaluation board measurements to determine the device performance at the pins of the IC. [Figure 39](#page-15-3) shows the typical board loss for th[e ADRF5730-EVALZ](http://www.analog.com/EVAL-ADRF5730?doc=ADRF5730.pdf) evaluation board at room temperature, the embedded insertion loss, and the de-embedded insertion loss for the ADRF5730.

Figure 39. Insertion Loss vs. Frequency

[Figure 38](#page-15-4) shows the actual ADRF5730 evaluation board with component placement.

Two power supply ports are connected to the VDD and VSS test points, TP1 and TP2, and the ground reference is connected to the GND test point, TP4. On the supply traces, VDD and VSS, a 100 pF bypass capacitor is used to filter high frequency noise. Additionally, unpopulated components positions are available for applying extra bypass capacitors.

All the digital control pins are connected through digital signal traces to the 2×9 -pin header, P1. There are provisions for a resistor capacitor (RC) filter that helps eliminate dc-coupled noise. The ADRF5730 was evaluated without an external RC filter, the series resistors are 0 Ω , and shunt capacitors are unpopulated on the evaluation board.

The RF input and output ports (ATTIN and ATTOUT) are connected through 50 Ω transmission lines to the 2.4 mm RF launchers, J1 and J2, respectively. These high frequency RF launchers are connected by contact and are not soldered onto the board.

A thru calibration line connects the unpopulated J3 and J4 launchers. This transmission line is used to estimate the loss of the PCB over the environmental conditions being evaluated.

The schematic of the [ADRF5730-EVALZ](http://www.analog.com/EVAL-ADRF5730?doc=ADRF5730.pdf) evaluation board is shown in [Figure 40.](#page-16-0)

Figure 40. Evaluation Board Schematic

PROBE MATRIX BOARD

The probe matrix board is a 4-layer board. Similar to the evaluation board, the probe matrix board also uses a 12 mil Rogers RO4003 dielectric. The top and bottom copper layers are 0.5 oz (0.7 mil) plated to 1.5 oz (2.2 mil). The RF transmission lines are designed using a CPWG model with a width of 16 mil and ground spacing of 6 mil to have a characteristic impedance of 50 $Ω$.

[Figure 41](#page-17-4) an[d Figure 42](#page-17-5) show the cross sectional view and the top view of the board, respectively. Measurements are made using GSG probes at close proximity to the RF pins. Unlike the evaluation board, probing reduces reflections caused by mismatch arising from connectors, cables, and board layout, resulting in a more accurate measurement of the device performance.

Figure 41. Probe Matrix Board Stackup

Figure 42. Probe Matrix Board Top View

The probe matrix board includes a thru reflect line (TRL) calibration kit, allowing board loss de-embedding. The actual board duplicates the same layout in matrix form to assemble multiple devices at one time. All S-parameters were measured on this board.

Impedance Matching

Impedance matching at the RF pins can improve insertion loss, return loss, and attenuation accuracy at high frequencies[. Figure 43](#page-17-2) an[d Figure 44](#page-17-1) show the difference in the transmission lines at the ATTIN and ATTOUT pins.

The dimensions of the 50 Ω lines are 16 mil trace width and 6 mil gap. To implement this impedance matched circuit, the pad length is extended by 5 mil (from 17 mil to 22 mil). The calibration reference kit does not include the 5 mil matching line and, therefore, the measured insertion loss includes the losses of the matching circuit.

15958-043

5958-043

15958-044

044 $358 -$

OUTLINE DIMENSIONS

Figure 45. 24-Terminal Land Grid Array [LGA] 4 mm × 4 mm Body and 0.75 mm Package Height (CC-24-5) Dimensions shown in millimeters

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

©2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D15958-0-7/18(0)

www.analog.com

Rev. 0 | Page 19 of 19