

Order

Now



2N7001T

#### SCES888-MAY 2018

## 2N7001T Single-Bit Dual-Supply Buffered Voltage Signal Converter

Technical

Documents

## 1 Features

- Up and Down Translation across 1.65 V to 3.6 V
- Operating Temperature: -40°C to +125°C
- Maximum Quiescent Current (I<sub>CCA</sub> + I<sub>CCB</sub>) of 14 μA (125°C Maximum)
- Up to 100 Mbps support across the full supply range
- V<sub>CC</sub> Isolation Feature
  - If Either V<sub>CC</sub> Input is Below 100 mV, the output becomes High-Impedance
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human Body Model
  - 1000-V Charged-Device Model

## 2 Applications

- MCU/FPGA/Processor GPIO Translation
- Communications Modules to Processor Translation
- Push-Pull I/O Buffering

## 3 Description

Tools &

Software

The 2N7001T is a single-bit buffered voltage signal converter that uses two separate configurable power-supply rails to up or down translate a unidirectional signal. The device is operational with both  $V_{CCA}$  and  $V_{CCB}$  supplies down to 1.65 V and up to 3.60 V.  $V_{CCA}$  defines the input threshold voltage on the A input.  $V_{CCB}$  defines the output drive voltage on the B output.

Support &

Community

2.0

This device is fully specified for partial-power-down applications using the  $I_{off}$  current. The  $I_{off}$  protection circuitry ensures that no excessive current is drawn from or to an input, output, or combined I/O that is biased to a specific voltage while the device is powered down.


The V<sub>CC</sub> isolation feature ensures that if either V<sub>CCA</sub> or V<sub>CCB</sub> is less than 100 mV, the output port (B) enters a high-impedance state.

#### Device Information<sup>(1)</sup>

	•
PACKAGE	BODY SIZE (NOM)
SC70 (5)	2.00 mm × 1.25 mm
X2SON (5)	0.80 mm × 0.80 mm
	PACKAGE SC70 (5)

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## **Block Diagram and Pin Configuration**



**ADVANCE INFORMATIO** 





## **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 5
	6.4	Thermal Information 5
	6.5	Electrical Characteristics 6
	6.6	Switching Characteristics 6
	6.7	Operating Characteristics 6
	6.8	Typical Characteristics 7
7	Para	ameter Measurement Information
	7.1	Load Circuit and Voltage Waveforms
8	Deta	ailed Description
	8.1	Overview

	8.2	Functional Block Diagram	. 9
	8.3	Feature Description	. 9
	8.4	Device Functional Modes	10
9	App	lication and Implementation	11
	9.1	Application Information	11
	9.2	Typical Applications	11
10		er Supply Recommendations	
11	Lay	out	13
	11.1	Layout Guidelines	13
	11.2	Layout Example	13
12	Dev	ice and Documentation Support	14
	12.1	Documentation Support	14
	12.2	Receiving Notification of Documentation Updates	14
	12.3	Community Resources	14
	12.4	Trademarks	14
	12.5	Electrostatic Discharge Caution	14
	12.6	Glossary	14
13		hanical, Packaging, and Orderable mation	14


## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
May 2018	*	Advanced Information



## 5 Pin Configuration and Functions





#### **Pin Functions**

	PIN		TYDE	DESCRIPTION	
NAME	DCK	DPW	TYPE	DESCRIPTION	
A	4	1	I	Data Input. This pin is referenced to V <sub>CCA</sub> .	
В	1	4	0	Data Output. This pin is referenced to V <sub>CCB</sub> .	
V <sub>CCA</sub>	5	5	_	Input Supply voltage. $1.65V \le V_{CCA} \le 3.6 V$ .	
V <sub>CCB</sub>	2	2	_	Output Supply voltage. $1.65V \le V_{CCA} \le 3.6 V.$	
GND	3	3	_	Ground	

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage, A Port		-0.5	4.2	V
V <sub>CCB</sub>	Supply voltage, B Port		-0.5	4.2	V
VI	Input voltage <sup>(2)</sup>		-0.5	4.2	V
Vo	Voltage applied to the output in the high-impedance or power-off state <sup>(2)</sup>		-0.5	4.2	V
Vo	Voltage applied to the output in the high or low state	(2)(3)	-0.5	V <sub>CCB</sub> + 0.2	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current		-50	50	mA
I <sub>O</sub>	Continuous current through V <sub>CCB</sub> or GND		-50	50	mA
I <sub>O</sub>	Continuous current through V <sub>CCA</sub>		-10	10	mA
TJ	Operating junction temperature		-40	150	°C
T <sub>stg</sub>	Storage temperature		65	150	°C

(1) Stresses beyond those listed under the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The output positive-voltage rating may be exceeded up to 4.2 V maximum if the output current ratings are observed.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Flastraatstia diasharaa	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{\text{CCA}}$	Supply voltage, V <sub>CCA</sub>		1.65	3.6	V
$V_{\text{CCB}}$	Supply voltage, V <sub>CCB</sub>		1.65	3.6	V
		V <sub>CCA</sub> = 1.65 V - 1.95 V	V <sub>CCA</sub> * 0.65		
VIH	High-level input voltage	V <sub>CCA</sub> = 2.30 V - 2.70 V	1.60		V
		V <sub>CCA</sub> = 3.00 V - 3.60 V	2.00		
		V <sub>CCA</sub> = 1.65 V - 1.95 V		V <sub>CCA</sub> * 0.65	
VIL	Low-level input voltage	V <sub>CCA</sub> = 2.30 V - 2.70 V		0.70	V
		V <sub>CCA</sub> = 3.00 V - 3.60 V		0.80	
VI	Input voltage		0	3.6	V
	Outrast such and	Active state	0	V <sub>CCB</sub>	N/
Vo	Output voltage	Tri-state	0	3.6	V
$\Delta t/\Delta v$	Input transition rise or fall rate			100	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

#### 6.4 Thermal Information

		2N7	'001T	
	THERMAL METRIC <sup>(1)</sup>	DCK (SC70)	DPW (X2SON)	UNIT
		5 PINS	5 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	253.5	462.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	162.6	227.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	140.6	326.5	°C/W
ΨJT	Junction-to-top characterization parameter	69.8	33.8	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	139.7	325.1	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

STRUMENTS

XAS

### 6.5 Electrical Characteristics

Over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TES	T CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
			I <sub>OH</sub> = −100 μA	1.65 V - 3.6 V	1.65 V - 3.6 V	V <sub>CCB</sub> - 0.1			
	High-level		I <sub>OH</sub> = -8 mA	1.65 V	1.65 V	1.2			V
V <sub>OH</sub>	output voltage	$V_{I} = V_{IH}$	I <sub>OH</sub> = -9 mA	2.3 V	2.3 V	1.75			V
			I <sub>OH</sub> = -12 mA	3 V	3 V	2.3			
			I <sub>OL</sub> = 100 μA	1.65 V - 3.6 V	1.65 V - 3.6 V			0.1	
V	Low-level		I <sub>OL</sub> = 8 mA	1.65 V	1.65 V			0.45	V
V <sub>OL</sub>	output voltage	$V_I = V_{IL}$	I <sub>OL</sub> = 9 mA	2.3 V	2.3 V			0.55	v
			I <sub>OL</sub> = 12 mA	3 V	3 V			0.7	
	Partial power	$V_{I} \text{ or } V_{O} = 0 V$	- 3.6 V	0 V	0 V - 3.6 V	8		8	
I <sub>off</sub>	down current	$V_{I} \text{ or } V_{O} = 0 V$	- 3.6 V	0 V - 3.6 V	0 V	-8		8	μA
				1.65 V - 3.6 V	1.65 V - 3.6 V			8	
I <sub>CCA</sub>	V <sub>CCA</sub> supply current	$V_{I} = V_{CCA}$ or $G$	GND, I <sub>O</sub> = 0 mA	0 V	3.6 V	-8			μA
	ourront			3.6 V	0 V			8	
				1.65 V - 3.6 V	1.65 V - 3.6 V			8	
I <sub>CCB</sub>	V <sub>CCB</sub> supply current	$V_I = V_{CCI}$ or G	ND, I <sub>O</sub> = 0 mA	0 V	3.6 V			8	μA
	ourront			3.6 V	0 V	-8			
I <sub>CCA</sub> + I <sub>CCB</sub>	Combined supply current	$V_I = V_{CCI}$ or G	ND, I <sub>O</sub> = 0 mA	1.65 V - 3.6 V	1.65 V - 3.6 V			14	μA
CI	Input capacitance	V <sub>I</sub> = 1.65 V D0 wave	C + 1MHz -16 dBm sine	3.3 V	0 V		2		pF
Co	Output capacitance	V <sub>I</sub> = 1.65 V D0 wave	C + 1MHz -16 dBm sine	0 V	3.3 V		4		pF

(1) All typical values are for  $T_A = 25^{\circ}C$ 

## 6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	MAX	UNIT
			V <sub>CCB</sub> = 1.80 ± 0.15 V	0.5	20	
		$V_{CCA}$ = 1.80 ± 0.15 V	$V_{CCB} = 2.50 \pm 0.20 \text{ V}$	0.5	17	
			$V_{CCB} = 3.30 \pm 0.30 \text{ V}$	0.5	14	
			V <sub>CCB</sub> = 1.80 ± 0.15 V	0.5	18	
t <sub>pd</sub>	Propagation Delay	$V_{CCA}$ = 2.50 ± 0.20 V	V <sub>CCB</sub> = 2.50 ± 0.20 V	0.5	15	ns
			$V_{CCB} = 3.30 \pm 0.30 \text{ V}$	0.5	12	
			V <sub>CCB</sub> = 1.80 ± 0.15 V	0.5	16	
		$V_{CCA} = 3.30 \pm 0.30 V$	$V_{CCB} = 2.50 \pm 0.20 \text{ V}$	0.5	13	
			$V_{CCB} = 3.30 \pm 0.30 \text{ V}$	0.5	10	


## 6.7 Operating Characteristics

$I_{A} = 25^{\circ}C$
-----------------------

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>pdA</sub>	Power dissipation capacitance - Port A	$I_0 = 0 \text{ mA}$	$V_{CCA} = V_{CCB} = 1.8 V$		1		
		$\begin{split} C_L &= 0 \text{ pF}, \\ f &= 1 \text{ MHz}, \\ t_r &= t_f = 1 \text{ ns} \end{split}$	$V_{CCA} = V_{CCB} = 2.5 V$		1.3		pF
			$V_{CCA} = V_{CCB} = 3.3 V$		1.8		
	Power dissipation capacitance - B Port	$I_0 = 0 \text{ mA}$ $C_L = 0 \text{ pF},$ f = 1  MHz,	$V_{CCA} = V_{CCB} = 1.8 V$		12		
C <sub>pdB</sub>			$V_{CCA} = V_{CCB} = 2.5 V$		15		pF
		$t_r = t_f = 1 \text{ ns}$	$V_{CCA} = V_{CCB} = 3.3 V$		18		



### 6.8 Typical Characteristics



8

	Parameter	V <sub>cc</sub>	RL	CL				
t <sub>pd</sub>	Propagation (delay) time	1.65 V – 3.6 V	2 kΩ	15 pF				

## 7 Parameter Measurement Information


#### 7.1 Load Circuit and Voltage Waveforms


Unless otherwise noted, all input pulses are supplied by generators having the following characteristics:

• f = 1 MHz

**2N7001T** SCES888 – MAY 2018

- Z<sub>O</sub> = 50 Ω
- dv/dt ≤ 1 ns/V





## Figure 7. Load Circuit

#### **Table 1. Load Circuit Conditions**

Input A	 -V <sub>CCA</sub> / 2 - V <sub>CCA</sub> / 2
Output B	 ► ' t <sub>pd</sub> - V <sub>CCB</sub> / 2 - V <sub>CCB</sub> / 2

(1)  $V_{CCI}$  is the supply pin associated with the input port.

(2)  $V_{OH}$  and  $V_{OL}$  are typical output voltage levels that occur with specified R<sub>L</sub> and C<sub>L</sub>.

#### Figure 8. Propagation Delay



www.ti.com




## 8 Detailed Description

#### 8.1 Overview

The 2N7001T is a single-bit dual-supply buffered voltage signal converter that can be used to up or down-translate a single unidirectional signal. The device is operational with both  $V_{CCA}$  and  $V_{CCB}$  supplies down to 1.65 V and up to 3.60 V.  $V_{CCA}$  defines the input threshold voltage on the A input while  $V_{CCB}$  defines the output voltage on the B output.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Up-Translation or Down-Translation from 1.65 V to 3.60 V

The  $V_{CCA}$  and  $V_{CCB}$  pins can both be supplied by a voltage range from 1.65 V to 3.6 V. This voltage range makes the device suitable for translating between any of the voltage nodes (1.8 V, 2.5 V, and 3.3 V).

#### 8.3.2 Balanced CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to over-current. The electrical and thermal limits defined the in the *Absolute Maximum Raings* must be followed at all times.

#### 8.3.3 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance shown in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, shown in the *Absolute Maximum Ratings*, and the maximum input leakage current, shown in the *Electrical Characteristics*, using Ohm's law ( $R = V \div I$ ).

Signals applied to the inputs need to have fast edge rates, as defined by  $\Delta t/\Delta v$  in the *Recommended Operating Conditions* to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.




#### Feature Description (continued)

#### 8.3.4 Negative Clamping Diodes

The inputs and outputs to this device have negative clamping diodes as shown in Figure 9.

#### CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



#### Figure 9. Electrical Placement of Clamping Diodes for Each Input and Output

#### 8.3.5 Partial Power Down (Ioff)

The inputs and outputs for this device enter a high-impedance state when the supply voltage is 0 V. The maximum leakage into or out of any input pin or output pin on the device is specified by I<sub>off</sub> in the *Electrical Characteristics*.

#### 8.3.6 Over-voltage Tolerant Inputs

Input signals to this device can be driven above the input supply voltage (V<sub>CCA</sub>), as long as they remain below the maximum input voltage value specified in the *Recommended Operating Conditions*.

#### 8.4 Device Functional Modes

Table 2 lists the functional modes of the 2N7001T device.

Table 2. F	unction	Table
------------	---------	-------

INPUT	OUTPUT				
L (Referenced to V <sub>CCA</sub> )	L (Referenced to $V_{CCB}$ )				
H (Referenced to V <sub>CCA</sub> )	H (Referenced to V <sub>CCB</sub> )				



#### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The 2N7001T device can be used in level-translation applications for interfacing between devices or systems that are operating at different interface voltages.

#### 9.2 Typical Applications

#### 9.2.1 Processor Error Up Translation

Figure 10 shows an example of the 2N7001T being used in a unidirectional logic level-shifting application.




Figure 10. Processor Error Up Translation Application

#### 9.2.1.1 Design Requirements

For this design example, use the parameters shown in Table 3.

#### **Table 3. Design Parameters**

DESIGN PARAMETER	EXAMPLE VALUE			
Input voltage supply	1.8 V			
Output voltage supply	3.3 V			

#### 9.2.1.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
  - The supply voltage of the upstream device (device that is driving input pin A) will determine the appropriate input voltage range. For a valid logic-high, the value must exceed the high-level input voltage (V<sub>IH</sub>) of the input port. For a valid logic low the value must be less than the low-level input voltage (V<sub>IL</sub>) of the input port.
- Output voltage range
  - The supply voltage of the downstream device (device that output pin B is driving) will determine the appropriate output voltage range.

TEXAS INSTRUMENTS

www.ti.com

#### 9.2.1.3 Application Curve





Figure 11. Up Translation (1.8 V to 3.3 V) at 1 MHz

## 9.2.2 Discrete FET Translation Replacement

The 2N7001T device is an excellent option for replacing discrete translators, as shown in Figure 12, and has the following benefits regarding discrete translation implementations:

- A single device vs a four component solution
- Minimized implementation size
- Lower power consumption
- V<sub>CC</sub> isolation feature
- Higher data rates
- Integrated ESD protection
- Improved glitch performance





#### 10 Power Supply Recommendations

The 2N7001T device uses two separate configurable power-supply rails,  $V_{CCA}$  and  $V_{CCB}$ . The  $V_{CCA}$  and  $V_{CCB}$  power-supply rails accept any supply voltage that range from 1.65 V to 3.6 V. The A input and B output are referenced to  $V_{CCA}$  and  $V_{CCB}$  respectively allowing up or down translation among the 1.8-V, 2.5-V, and 3.3-V voltage nodes. A 0.1 µF bypass capacitor is recommended on all  $V_{CC}$  pins.

Always apply a ground reference to the GND pin first. However, there are no additional requirement for power supply sequencing.

## 11 Layout

#### 11.1 Layout Guidelines

To ensure reliability of the device, follow the common printed-circuit board layout guidelines listed below:

- Use bypass capacitors on power supplies.
- Use short trace lengths to avoid excessive loading.

An example layout is given in Figure 13 for the DPW (X2SON-5) package. This example layout includes two 0402 (metric) capacitors, and uses the measurements that are in the package outline drawing appended to the end of this datasheet. A via of diameter 0.1 mm (3.973 mil) is placed directly in the center of the device. This via can be used to trace out the center pin connection through another board layer, or the via can be left out of the layout.

#### 11.2 Layout Example




Figure 13. Example Layout for the DPW (X2SON-5) Package

TEXAS INSTRUMENTS

www.ti.com

## **12 Device and Documentation Support**

#### **12.1** Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Implications of Slow or Floating CMOS Inputs application report
- Texas Instruments, *Designing and Manufacturing with TI's X2SON Packages* application report

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



9-Jun-2018

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
2N7001TDCKR	PREVIEW	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		
2N7001TDPWR	PREVIEW	X2SON	DPW	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	DP	
P2N7001TDCKR	ACTIVE	SC70	DCK	5	3000	TBD	Call TI	Call TI	-40 to 125		Samples
P2N7001TDPWR	ACTIVE	X2SON	DPW	5	3000	TBD	Call TI	Call TI	-40 to 125		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



9-Jun-2018

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AA.



## **GENERIC PACKAGE VIEW**

# X2SON - 0.4 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4211218-3/D

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated